Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

TPS259241DRCR

Texas Instruments · Supervisor and Reset ICs · VSON-10-EP(3x3)

TPS259241DRCR from Texas Instruments, in a VSON-10-EP(3x3). Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 dV/dT input Output slew-rate control. Tie a capacitor from this pin to GND to program the OUT ramp rate at device turn-on. Max cap voltage 5.5V; typical charging current 220 nA.
2 EN/UVLO input Dual-function enable / UVLO input. Pulled low disables the internal pass FET and pulls BFET to GND; pulled high enables the device. Also programs the UVLO trip point via an external resistor divider. EN thresholds ~1.4V rising / 1.35V falling.
3 VIN power_in Input supply voltage. Operating range 4.5V-13.8V (absmax 20V). Pins 3, 4, and 5 are electrically the same VIN net and should be bussed together on the PCB.
4 VIN power_in Input supply voltage. Operating range 4.5V-13.8V (absmax 20V). Pins 3, 4, and 5 are electrically the same VIN net and should be bussed together on the PCB.
5 VIN power_in Input supply voltage. Operating range 4.5V-13.8V (absmax 20V). Pins 3, 4, and 5 are electrically the same VIN net and should be bussed together on the PCB.
6 OUT power_out Protected output (drain of internal 28mΩ pass MOSFET). Pins 6, 7, and 8 are the same OUT net and should be bussed on the PCB. Continuous output current up to 5 A.
7 OUT power_out Protected output (drain of internal 28mΩ pass MOSFET). Pins 6, 7, and 8 are the same OUT net and should be bussed on the PCB.
8 OUT power_out Protected output (drain of internal 28mΩ pass MOSFET). Pins 6, 7, and 8 are the same OUT net and should be bussed on the PCB.
9 BFET output Gate driver for an external back-to-back blocking N-channel FET used for reverse-current protection. Drive range 0 to VIN+6V. May be left floating if the blocking FET is not used.
10 ILIM input Current-limit programming pin. A resistor from ILIM to GND (10 kΩ-162 kΩ) sets the overload and short-circuit current limit; ±8% accuracy at 3.7A. Bias current typically 10 µA.
Thermal Pad GND power_in Device ground reference - the exposed thermal pad on the bottom of the VSON package. Must be soldered to the PCB ground plane for proper electrical and thermal performance.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package VSON-10-EP(3x3)
Category PMIC
Pins 11

Ordering variants

Same part, different packaging or reel option.

  • TPS259241DRCR
  • TPS259241DRCRDRCT

CAD (KiCad official)

  • Symbol: TPS259241DRCR
  • Footprint: Package_SON:VSON-10-1EP_3x3mm_P0.5mm_EP1.2x2mm
  • 3D model: VSON-10-EP(3x3) (KiCad packages3D, STEP)

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (34 pp, sha256 44e29448b9ff23f4, retrieved 2026-08-17, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF