component

TPS25740ARGER

Public Unreviewed

by Ray

Texas Instruments USB Converters, VQFN-24-EP(4x4). Datasheet-verified pinout, KiCad symbol/footprint/3D.

componentinterfacetps25740arger
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

PCB Footprint

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

Datasheet

Open in new tab ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
Download PDF
Contents

README

markdown

TPS25740ARGER

Texas Instruments · USB Converters · VQFN-24-EP(4x4)

TPS25740ARGER from Texas Instruments, in a VQFN-24-EP(4x4). Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VTX power_out Bypass pin for the transmit driver supply. Connect this pin to GND via the recommended ceramic capacitor.
2 CC1 bidirectional Multifunction configuration channel interface pin to USB Type-C. Functions include connector polarity, end-device connection detect, current capabilities, and PD BMC communication.
3 CC2 bidirectional Multifunction configuration channel interface pin to USB Type-C. Functions include connector polarity, end-device connection detect, current capabilities, and PD BMC communication.
4 GND power_in Power ground associated with power management and gate driver circuits. Connect to AGND and thermal PAD.
5 HIPWR input Four-state input used to configure the voltages and currents that will be advertised. May be tied directly to GND or DVDD, or connected to GND or DVDD via a resistance R(SEL).
6 CTL1 output Digital output pin used to control an external voltage regulator (selects one of the advertised PDO voltages).
7 CTL2 output Digital output pin used to control an external voltage regulator (selects one of the advertised PDO voltages).
8 EN12V/EN9V input Enable pin for the mid PDO. For TPS25740: pulled low enables 12V PDO advertisement. For TPS25740A: pulled low enables 9V PDO advertisement. If not pulled low, that PDO is not advertised.
9 NC unconnected No internal connection. Connect to GND.
10 NC unconnected No internal connection. Connect to GND.
11 UFP output Open drain output that indicates that either CC1 or CC2 (but not both) is pulled down by a USB Type-C sink (device attach indicator). Active-low.
12 PSEL input Four-state input used for selecting the maximum power that will be provided. May be tied to GND or DVDD, or connected to GND or DVDD via a resistance R(SEL).
13 DVDD power_out Internally regulated 1.85 V rail available for external use up to 35 mA. Connect this pin to GND via the recommended bypass capacitor.
14 PCTRL input Input pin used to control the power that will be advertised. May be pulled high or low dynamically.
15 GD input Active-low master enable for the GDNG/GDNS gate driver. The system can drive this low to force the power path switch off.
16 VAUX power_out Internally regulated rail used by the power management circuits. Connect this pin to GND via the recommended bypass capacitor.
17 VDD power_in Optional input supply.
18 AGND power_in Analog ground associated with monitoring and power conditioning circuits. Connect to GND and thermal PAD.
19 ISNS input The ISNS input is used to monitor a VBUS-referenced sense resistor for over-current events.
20 VPWR power_in Connect to an external voltage (4.65 V - 25 V) as a source of bias power. If VDD is supplied, this supply is optional while UFP is high.
21 VBUS input The voltage monitor input for the VBUS line.
22 GDNG output High-voltage open drain gate driver which may be used to drive NMOS power switches. Connect to the gate terminal.
23 GDNS input High-voltage open drain gate driver return which may be used to drive NMOS power switches. Connect to the source terminal.
24 DSCG output Discharge is an open-drain output that discharges the system VBUS line through an external resistor.
25 PAD power_in Exposed thermal pad. Connect PAD to GND / AGND plane.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package VQFN-24-EP(4x4)
Category Interface
Pins 25

Ordering variants

Same part, different packaging or reel option.

  • TPS25740ARGER
  • TPS25740ARGERRGET

CAD (KiCad official)

  • Symbol: TPS25740ARGER
  • Footprint: Package_DFN_QFN:QFN-24-1EP_4x4mm_P0.5mm_EP2.7x2.7mm
  • 3D model: VQFN-24-EP(4x4) (KiCad packages3D, STEP)

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (66 pp, sha256 7e194c4d808d53a0, retrieved 2026-08-17, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF