Loads on click. Unloads when scrolled away or the tab is hidden.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

PCB Footprint

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
Loads on click. Unloads when scrolled away or the tab is hidden.
Download PDF
Contents

README

markdown

TPS2375DR

Texas Instruments · Power Over Ethernet (PoE) Controllers · SOIC-8

TPS2375DR from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 ILIM output Inrush current-limit program pin. Connect a resistor R(ILIM) from ILIM to VSS to set the start-up inrush current per I(LIM) = 25000 / R(ILIM). Practical range 62.5 kΩ to 500 kΩ; 178 kΩ recommended for legacy-PSE compatibility. Must not be left open or shorted to VSS.
2 CLASS output Classification current program pin. Connect a resistor R(CLASS) from CLASS to VSS to program the IEEE 802.3af classification signature (Class 0-4, 255 Ω to 4420 Ω). The device sources the classification current when V(VDD) is between 13 V and 21 V. Must not be shorted to ground.
3 DET output Detection signature pin. Connect a 24.9-kΩ ±1% resistor R(DET) from DET to VDD to present the valid PD detection signature. R(DET) is internally connected across the input when V(VDD) is between 1.4 V and 11.3 V and disconnected outside that window to conserve power.
4 VSS power_in Input supply negative rail; serves as the local ground reference (return line on the source side of the TPS2375 from the PSE).
5 RTN power_out Switched negative return output, drain of the internal pass MOSFET. Provides the switched negative power rail for the downstream DC/DC converter and is used as the low-side reference for the PD load. Sinks up to 350 mA operating (515 mA absolute). Also monitored by the PG comparator; the MOSFET body diode clamps VSS to RTN when the PoE input is absent.
6 PG output Open-drain, active-high power-good output. Goes high-impedance when the internal pass MOSFET is enabled and the device is not in inrush current limiting; pulled to RTN by the internal open-drain transistor in all other states except detection. Requires an external pullup and is guaranteed with ≥4 V between VDD and RTN.
7 NC unconnected No internal connection on the TPS2375 (pin 7 is UVLO on the TPS2376 variant only).
8 VDD power_in Positive input supply from the rectified PSE (PoE) input. Provides operating power to the controller and is used to monitor the line voltage for mode-of-operation decisions. Absolute maximum 100 V; recommended operating range 0 to 57 V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-8
Category Power Management (PMIC)
Pins 8

Ordering variants

Same part, different packaging or reel option.

  • TPS2375DR
  • TPS2375PW
  • TPS2375PWR
  • TPS2376D
  • TPS2376DR
  • TPS2377D
  • TPS2377DR

CAD (KiCad official)

  • Symbol: TPS2375DR
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (28 pp, sha256 00fa6a8f9f7131e7, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF