Symbol & Footprint

Schematic Symbol

Open full view ↗

PCB Footprint

Open full view ↗
Contents

README

markdown

TP4056

UMW · Battery Management · ESOP-8

TP4056 from UMW, in a ESOP-8. Pinout and pin descriptions extracted from the datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 TEMP input Battery temperature detection (NTC) input. Connect to the midpoint of an NTC divider between VCC and GND to enable battery temperature monitoring; tie to GND to disable temperature sensing. Absolute maximum voltage -0.3 to 6.5 V.
2 PROG passive Programmable constant-current charging current setting terminal. Connect a resistor (RPROG) from PROG to GND to set the fast-charge current (e.g. RPROG=1.2k -> ~1000mA, RPROG=2.4k -> ~500mA). Also serves as a charge-current monitor output. Max terminal current 1.2 mA.
3 GND power_in Ground return. Connect to system ground; also serves as the exposed-pad thermal return for the ESOP-8 package.
4 VCC power_in Positive supply input (from USB or adapter). Operating range 4 V to 6.5 V; absolute maximum -0.3 to 6.5 V. Bypass with a >=10uF ceramic capacitor to GND.
5 BAT power_out Battery charging output. Connects to the positive terminal of the single-cell Li-ion battery; float voltage is regulated to 4.2 V (+/-1%). Maximum sink/source current 1.2 A. Automatic recharge and reverse-connection protection are provided.
6 STDBY output Open-drain charge-complete (standby) status indicator (active-low, name is overlined in the datasheet). Pulled low when charging has terminated and the part is in standby; high-impedance otherwise. Absolute maximum terminal voltage -0.3 to 8 V; typically drives an indicator LED to VCC through a series resistor.
7 CHRG output Open-drain charging-in-progress status indicator (active-low, name is overlined in the datasheet). Pulled low while a charge cycle is in progress; high-impedance otherwise. Absolute maximum terminal voltage -0.3 to 8 V; typically drives an indicator LED to VCC through a series resistor.
8 CE input Chip enable input (active-high). Drive high to enable charging; drive low to place the chip in shutdown (quiescent current drops to ~35uA). Absolute maximum voltage -0.3 to 6.5 V.

Key specifications

Parameter Value
Manufacturer UMW
Package ESOP-8
Category PMIC
Pins 8

CAD (KiCad official)

  • Symbol: TP4056
  • Footprint: Package_SO:SOIC-8-1EP_3.9x4.9mm_P1.27mm_EP2.41x3.3mm
  • 3D model: ESOP-8 (KiCad packages3D, STEP)

3D model downloads

Two STEP files. Same geometry, different body top:

File Size Use it when
tp4056.step 193 KB You want the bare part, or you mark your own boards.
tp4056-etched.step 1.2 MB You want the part with TP4056 already on it.

The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 306 faces against 63 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: UMW datasheet (18 pp, sha256 5b6992aca386df8b, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF