component
TLC555IDR
Public Unreviewedby Ray
Texas Instruments Timers / Counters, SOIC-8. Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownTLC555IDR
Texas Instruments · Timers / Counters · SOIC-8
TLC555IDR from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | GND | power_in | Ground (0 V) reference for the device. |
| 2 | TRIG | input | Trigger input. Start of timing input: when TRIG falls below 1/2 CONT (approx. 1/3 V_DD by default), the internal flip-flop is set, driving OUT high and opening the DISCH transistor. |
| 3 | OUT | output | High-current timer output signal, CMOS rail-to-rail. Capable of sinking 100 mA (typ) and sourcing 10 mA (typ); output-compatible with CMOS, TTL, and MOS loads. |
| 4 | RESET | input | Active-low reset input. When asserted low it overrides all other inputs, forcing OUT low and turning on the DISCH transistor to discharge the timing capacitor. Tie high (to V_DD) when unused to prevent false triggering. |
| 5 | CONT | input | Control-voltage input that sets the comparator thresholds. Outputs approximately 2/3 V_DD internally and allows an external bypass capacitor (typically 10 nF) or an external voltage to alter the threshold and trigger levels. |
| 6 | THRES | input | Threshold input, end of timing. When THRES rises above CONT (approx. 2/3 V_DD by default), the flip-flop is reset, driving OUT low and turning on DISCH to discharge the timing capacitor. |
| 7 | DISCH | output | Discharge output. Open-collector (open-drain) output to discharge the external timing capacitor to GND when the internal flip-flop is reset. |
| 8 | VDD | power_in | Positive power-supply voltage. Recommended operating range 2 V-15 V (TLC555C), 3 V-15 V (TLC555I), 5 V-15 V (TLC555M/Q); absolute max 18 V. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | SOIC-8 |
| Category | Clock/Timing |
| Pins | 8 |
Ordering variants
Same part, different packaging or reel option.
TLC555IDRTLC555IDRCDRTLC555IDRCDTLC555IDRQDRTLC555IDRPTLC555IDRCPTLC555IDRIPTLC555IDRPSTLC555IDRCPSTLC555IDRJGTLC555IDRMJGTLC555IDRPWTLC555IDRPWRTLC555IDRCPWTLC555IDRCPWRTLC555IDRFKTLC555IDRMFK
CAD (KiCad official)
- Symbol:
TLC555IDR - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOIC-8 (KiCad packages3D, STEP)
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (47 pp, sha256
3c063a87b77af4d3, retrieved 2026-08-17, tier: manufacturer) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).