Loads on click. Unloads when scrolled away or the tab is hidden.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

PCB Footprint

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
Loads on click. Unloads when scrolled away or the tab is hidden.
Download PDF
Contents

README

markdown

TL2844BDR-8

Texas Instruments · DC-DC Converters · SOIC-8

TL2844BDR-8 from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 COMP output Error-amplifier output / compensation node. Loop compensation network is tied between COMP and VFB. Internally drives the current-sense comparator through a two-diode drop and 2R/R divider (approximately (V_COMP - 1.4 V)/3).
2 VFB input Inverting input of the internal error amplifier. Compared against the internal 2.5 V reference; typical feedback input voltage is 2.5 V with input bias current of -0.3 uA (max -1 uA on TL284xB).
3 ISENSE input Current-sense input to the PWM current-sense comparator. Comparator trip threshold is nominally 1 V at COMP = 5 V. Delay from ISENSE to OUTPUT is 150 ns (typ). Input voltage range 0 to 5.5 V.
4 RT/CT passive Oscillator timing pin. An external resistor to VREF and capacitor to GND set the oscillator frequency (up to 500 kHz). Trimmed discharge current 8.3 mA (typ) at RT/CT = 2 V. Operating range 0 to 5.5 V.
5 GND power_in Device ground and reference for all voltages. In the 8-pin package this pin also serves as the return for the totem-pole output stage.
6 OUTPUT output High-current totem-pole gate-drive output for N-channel power MOSFETs. Sources/sinks up to ~200 mA average, with rise/fall time 50 ns (typ) into 1 nF. High-level output 13.5 V typ at IOH = -20 mA; low-level 0.1 V typ at IOL = 20 mA. Held low by UVLO (V_OL = 0.7 V typ at V_CC = 5 V, sinking 10 mA).
7 VCC power_in Positive supply input for both logic and the output stage in the 8-pin package. TL2844B UVLO turn-on 16 V (typ), turn-off 10 V (typ). Start-up current <0.5 mA; operating supply current 11 mA (typ, 17 mA max). Absolute maximum 30 V.
8 VREF power_out Internally trimmed 5 V reference output. 5 V typ (4.95-5.05 V for TL2844B), capable of sourcing up to 20 mA of external load. Short-circuit current -100 mA (typ). Commonly used to bias the RT/CT network.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-8
Category PMIC
Pins 8

Ordering variants

Same part, different packaging or reel option.

  • TL2844BDR-8D-8
  • TL2844BDR-8
  • TL2844BDR-8P
  • TL2844BDR-8D

CAD (KiCad official)

  • Symbol: TL2844BDR-8
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (26 pp, sha256 804a10c86a6d4bdb, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF