Symbol & Footprint

Schematic Symbol

Open full view ↗

PCB Footprint

Open full view ↗
Contents

README

markdown

TL082IDT

STMicroelectronics · FET InputAmplifiers · SO-8

TL082IDT from STMicroelectronics, in a SO-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OUT1 output Output of op-amp 1. Push-pull bipolar output stage with internal short-circuit protection (short to ground or either supply survives indefinitely, subject to power dissipation limits).
2 IN1- input Inverting input of op-amp 1. High-impedance JFET gate input; input voltage must not exceed the supply voltage magnitude or 15 V, whichever is less.
3 IN1+ input Non-inverting input of op-amp 1. High-impedance JFET gate input; common-mode range extends up to Vcc+.
4 VCC- power_in Negative supply rail. Typically -Vs in a split-supply configuration or GND in single-supply operation. Total supply (Vcc+ to Vcc-) range 6 to 36 V (absolute max +/-18 V).
5 IN2+ input Non-inverting input of op-amp 2. High-impedance JFET gate input; common-mode range extends up to Vcc+.
6 IN2- input Inverting input of op-amp 2. High-impedance JFET gate input; differential input voltage abs-max +/-30 V.
7 OUT2 output Output of op-amp 2. Push-pull bipolar output stage with internal short-circuit protection.
8 VCC+ power_in Positive supply rail. Typically +Vs in a split-supply configuration. Total supply (Vcc+ to Vcc-) range 6 to 36 V (absolute max +/-18 V). Bypass to VCC- with a local ceramic capacitor.

Key specifications

Parameter Value
Manufacturer STMicroelectronics
Package SO-8
Category Op-amp/Cmp
Pins 8

Ordering variants

Same part, different packaging or reel option.

  • TL082IDT
  • TL082IDTCD
  • TL082IDTCDT
  • TL082IDTACDT
  • TL082IDTBCDT
  • TL082IDTIYDT
  • TL082IDTAIYDT
  • TL082IDTBIYDT
  • TL082IDTIPT
  • TL082IDTCPT

CAD (KiCad official)

  • Symbol: TL082IDT
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SO-8 (KiCad packages3D, STEP)

3D model downloads

Two STEP files. Same geometry, different body top:

File Size Use it when
tl082idt.step 122 KB You want the bare part, or you mark your own boards.
tl082idt-etched.step 1.6 MB You want the part with TL082IDT already on it.

The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 412 faces against 147 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: STMicroelectronics datasheet (18 pp, sha256 040a260063ff97f8, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF