component
TL064CDT
Public Unreviewedby Ray
STMicroelectronics FET InputAmplifiers, SOIC-14. Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads when scrolled away or the tab is hidden.
PCB Footprint
Open full view ↗Loads on click. Unloads when scrolled away or the tab is hidden.
Datasheet
Open in new tab ↗Loads on click. Unloads when scrolled away or the tab is hidden.
README
markdownTL064CDT
STMicroelectronics · FET InputAmplifiers · SOIC-14
TL064CDT from STMicroelectronics, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | OUT1 | output | Op-amp 1 output. Short-circuit protected push-pull output; can source/sink typical op-amp load currents referenced to VCC- ... VCC+. |
| 2 | IN1- | input | Op-amp 1 inverting input. High-impedance JFET gate input; keep source impedances balanced to minimize offset. |
| 3 | IN1+ | input | Op-amp 1 non-inverting input. High-impedance JFET gate input; common-mode range extends up to VCC+. |
| 4 | VCC+ | power_in | Positive supply rail. 6-36 V single-supply or up to ±18 V split-supply. Decouple locally with a 100 nF ceramic to VCC-. |
| 5 | IN2+ | input | Op-amp 2 non-inverting input. High-impedance JFET gate input. |
| 6 | IN2- | input | Op-amp 2 inverting input. High-impedance JFET gate input. |
| 7 | OUT2 | output | Op-amp 2 output. Short-circuit protected push-pull output. |
| 8 | OUT3 | output | Op-amp 3 output. Short-circuit protected push-pull output. |
| 9 | IN3- | input | Op-amp 3 inverting input. High-impedance JFET gate input. |
| 10 | IN3+ | input | Op-amp 3 non-inverting input. High-impedance JFET gate input. |
| 11 | VCC- | power_in | Negative supply rail (or ground in single-supply operation). Tie to GND for single-supply use or to a negative rail for split supplies. Decouple locally with a 100 nF ceramic to VCC+. |
| 12 | IN4+ | input | Op-amp 4 non-inverting input. High-impedance JFET gate input. |
| 13 | IN4- | input | Op-amp 4 inverting input. High-impedance JFET gate input. |
| 14 | OUT4 | output | Op-amp 4 output. Short-circuit protected push-pull output. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | STMicroelectronics |
| Package | SOIC-14 |
| Category | Op-amp/Cmp |
| Pins | 14 |
Ordering variants
Same part, different packaging or reel option.
TL064CDTDTL064CDTTL064CDTN
CAD (KiCad official)
- Symbol:
TL064CDT - Footprint:
Package_SO:SOIC-14_3.9x8.7mm_P1.27mm - 3D model: SOIC-14 (KiCad packages3D, STEP)
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: STMicroelectronics datasheet (17 pp, sha256
502fd497fc946543, retrieved 2026-08-17, tier: manufacturer) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).