component

tca9535rger

Public Unreviewed

by Ray

Texas Instruments I/O Expanders, VQFN-24-EP(4x4). Datasheet-verified pinout, KiCad symbol/footprint/3D.

componentinterfacetca9535rger
Overview Files Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Contents

README

markdown

TCA9535RGER

Texas Instruments · I/O Expanders · VQFN-24-EP(4x4)

TCA9535RGER from Texas Instruments, in a VQFN-24-EP(4x4). Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 P00 bidirectional Port 0 bit 0 I/O. Push-pull output structure; configured as input at power-on. 5-V tolerant. If unused as input, tie to VCC or GND through ~10 kΩ.
2 P01 bidirectional Port 0 bit 1 I/O. Push-pull output structure; configured as input at power-on. 5-V tolerant. If unused as input, tie to VCC or GND through ~10 kΩ.
3 P02 bidirectional Port 0 bit 2 I/O. Push-pull output structure; configured as input at power-on. 5-V tolerant. If unused as input, tie to VCC or GND through ~10 kΩ.
4 P03 bidirectional Port 0 bit 3 I/O. Push-pull output structure; configured as input at power-on. 5-V tolerant. If unused as input, tie to VCC or GND through ~10 kΩ.
5 P04 bidirectional Port 0 bit 4 I/O. Push-pull output structure; configured as input at power-on. 5-V tolerant. If unused as input, tie to VCC or GND through ~10 kΩ.
6 P05 bidirectional Port 0 bit 5 I/O. Push-pull output structure; configured as input at power-on. 5-V tolerant. If unused as input, tie to VCC or GND through ~10 kΩ.
7 P06 bidirectional Port 0 bit 6 I/O. Push-pull output structure; configured as input at power-on. 5-V tolerant. If unused as input, tie to VCC or GND through ~10 kΩ.
8 P07 bidirectional Port 0 bit 7 I/O. Push-pull output structure; configured as input at power-on. 5-V tolerant. If unused as input, tie to VCC or GND through ~10 kΩ.
9 GND power_in Ground reference. Continuous current through GND rated to -250 mA (absolute max).
10 P10 bidirectional Port 1 bit 0 I/O. Push-pull output structure; configured as input at power-on. 5-V tolerant. If unused as input, tie to VCC or GND through ~10 kΩ.
11 P11 bidirectional Port 1 bit 1 I/O. Push-pull output structure; configured as input at power-on. 5-V tolerant. If unused as input, tie to VCC or GND through ~10 kΩ.
12 P12 bidirectional Port 1 bit 2 I/O. Push-pull output structure; configured as input at power-on. 5-V tolerant. If unused as input, tie to VCC or GND through ~10 kΩ.
13 P13 bidirectional Port 1 bit 3 I/O. Push-pull output structure; configured as input at power-on. 5-V tolerant. If unused as input, tie to VCC or GND through ~10 kΩ.
14 P14 bidirectional Port 1 bit 4 I/O. Push-pull output structure; configured as input at power-on. 5-V tolerant. If unused as input, tie to VCC or GND through ~10 kΩ.
15 P15 bidirectional Port 1 bit 5 I/O. Push-pull output structure; configured as input at power-on. 5-V tolerant. If unused as input, tie to VCC or GND through ~10 kΩ.
16 P16 bidirectional Port 1 bit 6 I/O. Push-pull output structure; configured as input at power-on. 5-V tolerant. If unused as input, tie to VCC or GND through ~10 kΩ.
17 P17 bidirectional Port 1 bit 7 I/O. Push-pull output structure; configured as input at power-on. 5-V tolerant. If unused as input, tie to VCC or GND through ~10 kΩ.
18 A0 input I2C hardware address input bit 0. Tie directly to VCC or GND to set the device address.
19 SCL input I2C serial clock input. Requires external pull-up to VCC. Supports up to 400-kHz Fast I2C.
20 SDA bidirectional I2C serial data line (open-drain, bidirectional). Requires external pull-up to VCC. Datasheet labels as Input; functionally open-drain I/O for I2C ACK/read data.
21 VCC power_in Supply voltage input, 1.65 V to 5.5 V (recommended). Absolute max 6 V. Continuous current through VCC rated 160 mA (absolute max).
22 INT output Open-drain, active-low interrupt output. Asserted on any input port state change vs. last read; requires external pull-up to VCC.
23 A1 input I2C hardware address input bit 1. Tie directly to VCC or GND to set the device address.
24 A2 input I2C hardware address input bit 2. Tie directly to VCC or GND to set the device address.
25 EP passive Exposed thermal center pad. If used, must be connected as a secondary ground or left electrically open.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package VQFN-24-EP(4x4)
Category Interface
Pins 25

Ordering variants

  • TCA9535RGER
  • TCA9535RGERRGET
  • TCA9535RGERRTWR
  • TCA9535RGERRTWT
  • TCA9535RGERPWR
  • TCA9535RGERPW
  • TCA9535RGERDBR
  • TCA9535RGERDB

CAD (KiCad official)

  • Symbol: TCA9535RGER
  • Footprint: Package_DFN_QFN:QFN-24-1EP_4x4mm_P0.5mm_EP2.7x2.7mm
  • 3D model: VQFN-24-EP(4x4) (KiCad packages3D, STEP)

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (None pp, sha256 4a1116f926e61d62, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF

Symbol & Footprint

Schematic Symbol

Open full view ↗

PCB Footprint

Open full view ↗