component
SY8502FCC
Public Unreviewedby Ray
Silergy Corp DC-DC Converters, SOIC-8-EP. Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads when scrolled away or the tab is hidden.
PCB Footprint
Open full view ↗Loads on click. Unloads when scrolled away or the tab is hidden.
Datasheet
Open in new tab ↗Loads on click. Unloads when scrolled away or the tab is hidden.
README
markdownSY8502FCC
Silergy Corp · DC-DC Converters · SOIC-8-EP
SY8502FCC from Silergy Corp, in a SOIC-8-EP. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | NC | unconnected | Not connected. Leave floating or tie to GND per typical application. |
| 2 | IN | power_in | Input supply pin, 7V to 85V operating range (absolute max 90V). Decouple this pin to GND with a low ESR ceramic capacitor placed close to the pin. |
| 3 | EN | input | Enable control input. Accurate 1.2V rising threshold (0.8V falling). Can be used to program the VIN turn-on voltage via a resistor divider from IN. Absolute max VIN + 0.3V. |
| 4 | RON | input | ON-time programming pin. Connect a resistor from this pin to IN to set the top-switch ON time; switching frequency Fs(kHz) = (11 × Vo(V) + 500) / Ron(MΩ). Absolute max 6V. |
| 5 | FB | input | Output feedback pin. Connect to the center of the output resistor divider to program Vout = 1.2 × (1 + R1/R2). VREF = 1.2V (±2%). Absolute max 6V. |
| 6 | VCC | power_out | Supply output of the internal LDO (~4V rail used to drive gate drivers and internal logic). Decouple to GND with a ceramic capacitor (typ. CVCC). Absolute max 30V. |
| 7 | BS | power_in | Boot-strap pin supplying the high-side gate driver. Decouple this pin to LX with a 0.1µF ceramic bootstrap capacitor. Absolute max LX + 6V. |
| 8 | LX | power_out | Switching node. Connect to the external buck inductor. Internally tied to the source of the high-side MOSFET and drain of the low-side MOSFET. Absolute max VIN + 0.3V. |
| EP | GND | power_in | Ground / exposed thermal pad. Must be soldered to the PCB ground plane for both electrical return and heat dissipation (θJC = 10°C/W). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Silergy Corp |
| Package | SOIC-8-EP |
| Category | PMIC |
| Pins | 9 |
Ordering variants
Same part, different packaging or reel option.
SY8502FCC
CAD (KiCad official)
- Symbol:
SY8502FCC - Footprint:
Package_SO:SOIC-8-1EP_3.9x4.9mm_P1.27mm_EP2.29x3mm - 3D model: SOIC-8-EP (KiCad packages3D, STEP)
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Silergy Corp datasheet (15 pp, sha256
17fe2e7086e304db, retrieved 2026-08-17, tier: manufacturer) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).