Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

SY8204FCC

Silergy Corp · DC-DC Converters · SOIC-8-EP

SY8204FCC from Silergy Corp, in a SOIC-8-EP. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 BS passive Boot-strap pin supplying the high-side gate driver. Decouple this pin to LX with a 0.1uF (100nF) ceramic capacitor. BS-to-LX voltage is rated to 4V absolute maximum.
2 LX output Inductor switching node pin. Connect this pin to the output inductor; it swings between VIN and GND at the switching frequency (~500kHz). Rated to 33V absolute maximum.
3 EN input Enable control input. Pulling EN low (<1.2V typical falling threshold) shuts the device down (<5uA shutdown current); driving EN high (>1.3V) enables the regulator. Rated to 33V absolute maximum.
4 SS passive Soft-start programming pin. Connect a capacitor from this pin to ground to program the soft-start time: Tss = Css * 0.6V / 10uA.
5 FB input Output feedback pin. Connect to the center tap of an external resistor divider from Vout to GND to program the output voltage: Vout = 0.6V * (1 + R1/R2). Internal reference is 0.6V ±1.5%.
6 VCC power_out Internal 3.3V LDO output that powers the analog and gate-driver circuits. Bypass to GND with a 1uF ceramic capacitor. May supply up to ~20mA to an external load.
7 VIN power_in Power supply input, 4.5V to 30V (33V abs max). Pins 7 and 8 are tied internally; decouple to GND with at least 4.7uF (10uF recommended) low-ESR X5R ceramic close to the pins.
8 VIN power_in Power supply input, 4.5V to 30V (33V abs max). Pins 7 and 8 are tied internally; decouple to GND with at least 4.7uF (10uF recommended) low-ESR X5R ceramic close to the pins.
EP GND power_in Exposed thermal paddle serving as the ground pin. Must be soldered to the PCB ground plane for both electrical return and heat sinking (θJC = 10°C/W).

Key specifications

Parameter Value
Manufacturer Silergy Corp
Package SOIC-8-EP
Category PMIC
Pins 9

Ordering variants

Same part, different packaging or reel option.

  • SY8204FCC

CAD (KiCad official)

  • Symbol: SY8204FCC
  • Footprint: Package_SO:SOIC-8-1EP_3.9x4.9mm_P1.27mm_EP2.29x3mm
  • 3D model: SOIC-8-EP (KiCad packages3D, STEP)

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Silergy Corp datasheet (9 pp, sha256 cd3bd0df4aea54fc, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF