SY8089AAAC
Public Unreviewedby Ray
Silergy Corp DC-DC Converters, SOT-23-5. Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Symbol & Footprint
Schematic Symbol
Open full view ↗PCB Footprint
Open full view ↗Datasheet
Open in new tab ↗Contents
README
markdownSY8089AAAC
Silergy Corp · DC-DC Converters · SOT-23-5
SY8089AAAC from Silergy Corp, in a SOT-23-5. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | EN | input | Enable control input. Pull high (>1.5V) to turn on the regulator; pull low (<0.4V) to shut down (Ishdn ~0.1µA). Do not float; add a 1MΩ pull-down to GND if the driving source can go high-Z. |
| 2 | GND | power_in | Ground return pin. Maximize copper area for best thermal and noise performance; keep CIN loop area to IN/GND minimal. |
| 3 | LX | power_out | Switching node output; connect to the external inductor (typ. 2.2µH). Internal PFET (110mΩ) sources to VIN and NFET (80mΩ) sinks to GND; peak current limit 3.5A. Minimize PCB copper area on this node to reduce switching noise. |
| 4 | IN | power_in | Supply input, 2.7V to 5.5V (abs max 6.0V). Decouple to GND with at least a 10µF (typ. 22µF) X5R/X7R ceramic capacitor placed close to the IN and GND pins. |
| 5 | FB | input | Output voltage feedback input. Connect to the mid-point of the R1/R2 output divider to program Vout = 0.6V × (1 + R1/R2). Reference is 0.6V (±2%); IFB ±50nA. Keep FB trace away from the LX net. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Silergy Corp |
| Package | SOT-23-5 |
| Category | PMIC |
| Pins | 5 |
Ordering variants
Same part, different packaging or reel option.
SY8089AAACSY8089AAC
CAD (KiCad official)
- Symbol:
SY8089AAAC - Footprint:
Package_TO_SOT_SMD:SOT-23-5 - 3D model: SOT-23-5 (KiCad packages3D, STEP)
3D model downloads
Two STEP files. Same geometry, different body top:
| File | Size | Use it when |
|---|---|---|
sy8089aaac.step |
85 KB | You want the bare part, or you mark your own boards. |
sy8089aaac-etched.step |
2.2 MB | You want the part with SY8089AAAC already on it. |
The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 515 faces against 102 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Silergy Corp datasheet (10 pp, sha256
be137413d9493bb7, retrieved 2026-08-17, tier: manufacturer) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).