SY8089A1AAC
Public Unreviewedby Ray
Silergy Corp DC-DC Converters, SOT-23-5. Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Symbol & Footprint
Schematic Symbol
Open full view ↗PCB Footprint
Open full view ↗Datasheet
Open in new tab ↗Contents
README
markdownSY8089A1AAC
Silergy Corp · DC-DC Converters · SOT-23-5
SY8089A1AAC from Silergy Corp, in a SOT-23-5. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | EN | input | Enable control input. Pull high (VEN,H ≥ 1.2V) to turn on the regulator; drive low (VEN,L ≤ 0.4V) to shut down (ISHDN ~0.1µA). Do not leave floating; add a 1MΩ pull-down to GND if driven by a high-Z source. |
| 2 | GND | power_in | Ground reference for the IC. Connect to the system ground plane with a low-impedance path; the CIN loop between IN and GND must be minimized. |
| 3 | LX | output | Switching node output of the internal high-side/low-side FET bridge. Connect to the external inductor (e.g. 1.0µH). Rated -0.3V to 6.0V (transient -3V/+7V <40ns). Minimize PCB copper area on this net to reduce EMI. |
| 4 | IN | power_in | Power supply input, 2.5V to 5.5V (abs max 6.0V). Decouple to GND with at least a 10µF X5R (or better) ≥6.3V ceramic capacitor placed close to the pin. |
| 5 | FB | input | Output voltage feedback input. Connect to the midpoint of the RH/RL divider from VOUT to GND to program VOUT = 0.6V × (1 + RH/RL). Internal reference is 600mV (591-609mV). A feed-forward cap (e.g. 22pF) across RH improves transient response. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Silergy Corp |
| Package | SOT-23-5 |
| Category | PMIC |
| Pins | 5 |
Ordering variants
Same part, different packaging or reel option.
SY8089A1AAC
CAD (KiCad official)
- Symbol:
SY8089A1AAC - Footprint:
Package_TO_SOT_SMD:SOT-23-5 - 3D model: SOT-23-5 (KiCad packages3D, STEP)
3D model downloads
Two STEP files. Same geometry, different body top:
| File | Size | Use it when |
|---|---|---|
sy8089a1aac.step |
85 KB | You want the bare part, or you mark your own boards. |
sy8089a1aac-etched.step |
2.2 MB | You want the part with SY8089A1AAC already on it. |
The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 539 faces against 102 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Silergy Corp datasheet (10 pp, sha256
8587214d50cc945a, retrieved 2026-08-17, tier: manufacturer) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).