ST1S14PHR
Public Unreviewedby Ray
STMicroelectronics DC-DC Converters, SOIC-8. Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Symbol & Footprint
Schematic Symbol
Open full view ↗PCB Footprint
Open full view ↗Datasheet
Open in new tab ↗Contents
README
markdownST1S14PHR
STMicroelectronics · DC-DC Converters · SOIC-8
ST1S14PHR from STMicroelectronics, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | BOOT | passive | Bootstrap capacitor pin for the N-channel high-side gate driver. Connect a 100 nF low-ESR ceramic capacitor between BOOT and SW. Absolute max 55 V. |
| 2 | PG | output | Power good open-collector output. Asserts when VFB reaches ~0.92VOUT (rising) and de-asserts at ~0.8VOUT (falling). VOL ≤ 0.4 V at ISINK = 6 mA. Requires an external pull-up. Absolute max -0.3 to (VIN+0.3) V. |
| 3 | EN1 | input | Active-low enable input. Device is ON when EN1 is low (≤0.5 V) and EN2 is high (≥1.5 V). Biasing current ~1.6 µA at 5 V. Absolute max -0.3 to 7 V. |
| 4 | FB | input | Feedback voltage input to the error amplifier. Internal reference is typ. 1.22 V (1.202-1.239 V). Bias current ≤50 nA. Connect to the external resistor divider from VOUT. Absolute max -0.3 to 3 V. |
| 5 | EN2 | input | Active-high enable input. Device is ON only when EN2 is high (≥1.5 V) and EN1 is low. Biasing current up to 10 µA. Absolute max -0.3 to (VIN+0.3) V. |
| 6 | GND | power_in | Device ground. The exposed pad must also be soldered to this ground plane for proper thermal and electrical performance. |
| 7 | VIN | power_in | Input supply pin. Operating range 5.5 V to 48 V; absolute max 52 V. Decouple locally with a low-ESR ceramic input capacitor. |
| 8 | SW | power_out | Switching node - drain of the internal N-channel power MOSFET. Connect to the external inductor and freewheeling Schottky diode. Absolute max -1 to (VIN+0.3) V. |
| EP | EP | power_in | Exposed thermal pad on the underside of the HSOP-8 package. Must be soldered to the GND plane to provide the primary thermal path (RthJA ≈ 40 °C/W) and complete the ground connection. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | STMicroelectronics |
| Package | SOIC-8 |
| Category | PMIC |
| Pins | 9 |
Ordering variants
Same part, different packaging or reel option.
ST1S14PHR
CAD (KiCad official)
- Symbol:
ST1S14PHR - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOIC-8 (KiCad packages3D, STEP)
3D model downloads
Two STEP files. Same geometry, different body top:
| File | Size | Use it when |
|---|---|---|
st1s14phr.step |
122 KB | You want the bare part, or you mark your own boards. |
st1s14phr-etched.step |
1.8 MB | You want the part with ST1S14PHR already on it. |
The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 463 faces against 147 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: STMicroelectronics datasheet (46 pp, sha256
c72a54d61a0f530a, retrieved 2026-08-17, tier: manufacturer) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).