SSP7786A-5.0V
Public Unreviewedby Ray
Shanghai Siproin Microelectronics SSP7786A 5 0V Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, SOP-8. Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Symbol & Footprint
Schematic Symbol
Open full view ↗PCB Footprint
Open full view ↗Datasheet
Open in new tab ↗Contents
README
markdownSSP7786A-5.0V
Shanghai Siproin Microelectronics · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOP-8
SSP7786A-5.0V from Shanghai Siproin Microelectronics, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | NC | unconnected | No connection. Leave floating. |
| 2 | GND | power_in | Ground reference for the device. |
| 3 | VOUT | power_out | LDO regulated output voltage (5.0V typ for the -5V variant, 4.9V/5.0V/5.1V min/typ/max). Absolute max -0.3V to 7V. Output current limited to typ 138mA (100-160mA). |
| 4 | VDD | power_in | Voltage input supply / energy storage node. Connect a bulk capacitor from VDD to GND (Cvdd ~= 0.01 * Iload in F) to transfer input energy to the LDO stage. VDD_ON turn-on threshold 7.6/7.8/8V; absolute max 9V. |
| 5 | Drain | power_in | Internal 650V power MOSFET drain. Connect to rectified AC line; provides energy to the backward stage when the input voltage drops into the charging-window interval. Pins 5, 6, 7, 8 are tied together internally to the same drain node - the PCB layout guide directs the user to connect all four pads together and maximize copper area for heat dissipation. |
| 6 | Drain | power_in | Internal 650V power MOSFET drain (paralleled with pins 5, 7, 8). Tie all four Drain pads together on the PCB. |
| 7 | Drain | power_in | Internal 650V power MOSFET drain (paralleled with pins 5, 6, 8). Tie all four Drain pads together on the PCB. |
| 8 | Drain | power_in | Internal 650V power MOSFET drain (paralleled with pins 5, 6, 7). Tie all four Drain pads together on the PCB. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Shanghai Siproin Microelectronics |
| Package | SOP-8 |
| Category | PMIC |
| Pins | 8 |
Ordering variants
Same part, different packaging or reel option.
SSP7786A-5VSSP7786A-3.3VSSP7786A-2.7V
CAD (KiCad official)
- Symbol:
SSP7786A-5.0V - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOP-8 (KiCad packages3D, STEP)
3D model downloads
Two STEP files. Same geometry, different body top:
| File | Size | Use it when |
|---|---|---|
ssp7786a-5-0v.step |
122 KB | You want the bare part, or you mark your own boards. |
ssp7786a-5-0v-etched.step |
2.5 MB | You want the part with SSP7786A-5.0V already on it. |
The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 609 faces against 147 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Shanghai Siproin Microelectronics datasheet (10 pp, sha256
2afb02d06a43da06, retrieved 2026-08-17, tier: lcsc) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).