SN74LVC00APWR
Public Unreviewedby Ray
Texas Instruments Gates, TSSOP-14. Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Symbol & Footprint
Schematic Symbol
Open full view ↗PCB Footprint
Open full view ↗Datasheet
Open in new tab ↗Contents
README
markdownSN74LVC00APWR
Texas Instruments · Gates · TSSOP-14
SN74LVC00APWR from Texas Instruments, in a TSSOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | 1A | input | Gate 1 input A. CMOS logic input; VIH ≥ 2 V and VIL ≤ 0.8 V at VCC = 2.7-3.6 V. 5.5 V tolerant. |
| 2 | 1B | input | Gate 1 input B. CMOS logic input; VIH ≥ 2 V and VIL ≤ 0.8 V at VCC = 2.7-3.6 V. 5.5 V tolerant. |
| 3 | 1Y | output | Gate 1 output. Y = NOT(1A AND 1B). Push-pull CMOS output; IOH = -24 mA, IOL = 24 mA at VCC = 3 V. |
| 4 | 2A | input | Gate 2 input A. CMOS logic input; 5.5 V tolerant. |
| 5 | 2B | input | Gate 2 input B. CMOS logic input; 5.5 V tolerant. |
| 6 | 2Y | output | Gate 2 output. Y = NOT(2A AND 2B). Push-pull CMOS output; ±24 mA drive at VCC = 3 V. |
| 7 | GND | power_in | Ground reference (0 V) for the device. |
| 8 | 3Y | output | Gate 3 output. Y = NOT(3A AND 3B). Push-pull CMOS output; ±24 mA drive at VCC = 3 V. |
| 9 | 3A | input | Gate 3 input A. CMOS logic input; 5.5 V tolerant. |
| 10 | 3B | input | Gate 3 input B. CMOS logic input; 5.5 V tolerant. |
| 11 | 4Y | output | Gate 4 output. Y = NOT(4A AND 4B). Push-pull CMOS output; ±24 mA drive at VCC = 3 V. |
| 12 | 4A | input | Gate 4 input A. CMOS logic input; 5.5 V tolerant. |
| 13 | 4B | input | Gate 4 input B. CMOS logic input; 5.5 V tolerant. |
| 14 | VCC | power_in | Positive supply, 1.65 V to 3.6 V for SN74LVC00A. Bypass with 100 nF to GND close to the pin. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | TSSOP-14 |
| Category | Logic |
| Pins | 14 |
Ordering variants
Same part, different packaging or reel option.
SN74LVC00APWRSN74LVC00APWRDSN74LVC00APWRDRSN74LVC00APWRDBSN74LVC00APWRDBRSN74LVC00APWRNSSN74LVC00APWRNSRSN74LVC00APWRBQASN74LVC00APWRBQARSN74LVC00APWRRGYSN74LVC00APWRRGYRSN74LVC00APWRJSN74LVC00APWRWSN74LVC00APWRFK
CAD (KiCad official)
- Symbol:
SN74LVC00APWR - Footprint:
Package_SO:TSSOP-14_4.4x5mm_P0.65mm - 3D model: TSSOP-14 (KiCad packages3D, STEP)
3D model downloads
Two STEP files. Same geometry, different body top:
| File | Size | Use it when |
|---|---|---|
sn74lvc00apwr.step |
194 KB | You want the bare part, or you mark your own boards. |
sn74lvc00apwr-etched.step |
2.6 MB | You want the part with SN74LVC00APWR already on it. |
The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 662 faces against 237 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (45 pp, sha256
4ed158110bb67627, retrieved 2026-08-17, tier: manufacturer) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).