Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

SN74LV1T04DBVR-TP

TECH PUBLIC · Translators, Level Shifters · SOT-23-5

SN74LV1T04DBVR-TP from TECH PUBLIC, in a SOT-23-5. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 NC unconnected No internal connection; leave unconnected or tie to GND.
2 A input Logic input; accepts 1.8 V-level signals at VCC=3.3 V and is 5 V-tolerant (VIN up to 5.5 V max).
3 GND power_in Ground reference for device; connect to system ground.
4 Y output Inverted CMOS output; output level referenced to VCC, ±8 mA drive at VCC=5.0 V, transitions in as low as 4.0 ns propagation delay at VCC=5 V.
5 VCC power_in Supply voltage; operating range 1.6 V to 5.5 V, absolute maximum −0.5 V to 7 V.

Key specifications

Parameter Value
Manufacturer TECH PUBLIC
Package SOT-23-5
Category Logic
Pins 5

CAD (KiCad official)

  • Symbol: SN74LV1T04DBVR-TP
  • Footprint: Package_TO_SOT_SMD:SOT-23-5
  • 3D model: SOT-23-5 (KiCad packages3D, STEP)

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: TECH PUBLIC datasheet (8 pp, sha256 b005e4aca0999d5b, retrieved 2026-09-17, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-sonnet-4-6 (vision), consensus claude-opus-4-7 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF