component

SN74AHC74DR

Public Unreviewed

by Ray

Texas Instruments Flip Flops, SOIC-14. Datasheet-verified pinout, KiCad symbol/footprint/3D.

componentlogicsn74ahc74dr
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

PCB Footprint

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

Datasheet

Open in new tab ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
Download PDF
Contents

README

markdown

SN74AHC74DR

Texas Instruments · Flip Flops · SOIC-14

SN74AHC74DR from Texas Instruments, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1CLR input Active-low asynchronous clear for channel 1 flip-flop. Driving low resets 1Q low and 1Q̄ high regardless of 1CLK/1D.
2 1D input Data input for channel 1. Sampled on the rising edge of 1CLK and transferred to 1Q.
3 1CLK input Clock input for channel 1, rising-edge triggered. Setup time on 1D is 5 ns @ 5 V VCC.
4 1PRE input Active-low asynchronous preset for channel 1 flip-flop. Driving low forces 1Q high and 1Q̄ low regardless of 1CLK/1D.
5 1Q output Non-inverted CMOS output for channel 1 flip-flop. Drives ±8 mA at VCC = 5 V ± 0.5 V.
6 1Q̄ output Inverted CMOS output for channel 1 flip-flop. Complement of 1Q; drives ±8 mA at VCC = 5 V ± 0.5 V.
7 GND power_in Ground reference (0 V) for the device.
8 2Q̄ output Inverted CMOS output for channel 2 flip-flop. Complement of 2Q; drives ±8 mA at VCC = 5 V ± 0.5 V.
9 2Q output Non-inverted CMOS output for channel 2 flip-flop. Drives ±8 mA at VCC = 5 V ± 0.5 V.
10 2PRE input Active-low asynchronous preset for channel 2 flip-flop. Driving low forces 2Q high and 2Q̄ low regardless of 2CLK/2D.
11 2CLK input Clock input for channel 2, rising-edge triggered. Setup time on 2D is 5 ns @ 5 V VCC.
12 2D input Data input for channel 2. Sampled on the rising edge of 2CLK and transferred to 2Q.
13 2CLR input Active-low asynchronous clear for channel 2 flip-flop. Driving low resets 2Q low and 2Q̄ high regardless of 2CLK/2D.
14 VCC power_in Positive supply voltage, 2 V to 5.5 V recommended operating range (absolute max 7 V).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-14
Category Logic
Pins 14

Ordering variants

Same part, different packaging or reel option.

  • SN74AHC74DRD
  • SN74AHC74DR
  • SN74AHC74DRDB
  • SN74AHC74DRDBR
  • SN74AHC74DRDGV
  • SN74AHC74DRDGVR
  • SN74AHC74DRN
  • SN74AHC74DRNS
  • SN74AHC74DRNSR
  • SN74AHC74DRPW
  • SN74AHC74DRPWR
  • SN74AHC74DRRGY
  • SN74AHC74DRRGYR
  • SN74AHC74DRBQA
  • SN74AHC74DRBQAR
  • SN74AHC74DRFK
  • SN74AHC74DRJ
  • SN74AHC74DRW

CAD (KiCad official)

  • Symbol: SN74AHC74DR
  • Footprint: Package_SO:SOIC-14_3.9x8.7mm_P1.27mm
  • 3D model: SOIC-14 (KiCad packages3D, STEP)

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (47 pp, sha256 51a8895dde932d01, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF