component

SN74AHC573PWR

Public Unreviewed

by Ray

Texas Instruments Latches, TSSOP-20. Datasheet-verified pinout, KiCad symbol/footprint/3D.

componentlogicsn74ahc573pwr
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

PCB Footprint

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

Datasheet

Open in new tab ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
Download PDF
Contents

README

markdown

SN74AHC573PWR

Texas Instruments · Latches · TSSOP-20

SN74AHC573PWR from Texas Instruments, in a TSSOP-20. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OE input Active-low Output Enable. When low, Q outputs are enabled; when high, Q outputs are placed in the high-impedance (3-state) condition. Does not affect internal latch state.
2 1D input Data input for latch 1. CMOS logic input, VIH ≥ 3.85 V at VCC = 5.5 V, VIL ≤ 1.65 V.
3 2D input Data input for latch 2.
4 3D input Data input for latch 3.
5 4D input Data input for latch 4.
6 5D input Data input for latch 5.
7 6D input Data input for latch 6.
8 7D input Data input for latch 7.
9 8D input Data input for latch 8.
10 GND power_in Ground reference for the device (0 V).
11 LE input Latch Enable. When high, Q outputs transparently follow D inputs; when low, Q outputs are latched to the last D value.
12 8Q tri_state Latched 3-state output for channel 8. Drives up to ±8 mA at VCC = 5 V; Hi-Z when OE is high.
13 7Q tri_state Latched 3-state output for channel 7.
14 6Q tri_state Latched 3-state output for channel 6.
15 5Q tri_state Latched 3-state output for channel 5.
16 4Q tri_state Latched 3-state output for channel 4.
17 3Q tri_state Latched 3-state output for channel 3.
18 2Q tri_state Latched 3-state output for channel 2.
19 1Q tri_state Latched 3-state output for channel 1.
20 VCC power_in Positive supply, 2 V to 5.5 V recommended operating range. Bypass locally with a 100 nF ceramic capacitor.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-20
Category Logic
Pins 20

Ordering variants

Same part, different packaging or reel option.

  • SN74AHC573PWR
  • SN74AHC573PWRDB
  • SN74AHC573PWRDBR
  • SN74AHC573PWRDGV
  • SN74AHC573PWRDGVR
  • SN74AHC573PWRDW
  • SN74AHC573PWRDWR
  • SN74AHC573PWRN
  • SN74AHC573PWRNS
  • SN74AHC573PWRNSR
  • SN74AHC573PWRW
  • SN74AHC573PWRJ
  • SN74AHC573PWRFK

CAD (KiCad official)

  • Symbol: SN74AHC573PWR
  • Footprint: Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm
  • 3D model: TSSOP-20 (KiCad packages3D, STEP)

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (43 pp, sha256 728d4c0adbd42304, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF