Loads on click. Unloads when scrolled away or the tab is hidden.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

PCB Footprint

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
Loads on click. Unloads when scrolled away or the tab is hidden.
Download PDF
Contents

README

markdown

SN65ELT23DGKR

Texas Instruments · Translators / Level Shifters · VSSOP-8-0.65mm

SN65ELT23DGKR from Texas Instruments, in a VSSOP-8-0.65mm. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 D0 input Non-inverting PECL differential input for channel 0. Single-ended VIH ~3.835-4.120 V, VIL ~2.280-3.525 V referenced to VCC=5 V. Internal 50-kΩ pull-down resistor to GND forces the TTL output Q0 low when the input pair is left open.
2 D0_N input Inverting PECL differential input for channel 0 (D0-bar). Paired with D0 to form the channel-0 differential PECL input. Internal 50-kΩ pull-down resistor to GND.
3 D1_N input Inverting PECL differential input for channel 1 (D1-bar). Paired with D1 to form the channel-1 differential PECL input. Internal 50-kΩ pull-down resistor to GND.
4 D1 input Non-inverting PECL differential input for channel 1. Single-ended VIH ~3.835-4.120 V, VIL ~2.280-3.525 V referenced to VCC=5 V. Internal 50-kΩ pull-down resistor to GND forces Q1 low when the input pair is left open.
5 GND power_in Device ground (0 V) reference for both the PECL input stage and the TTL output stage.
6 Q1 output Channel-1 TTL output. Drives 24 mA (IOL) TTL loads; VOH ≥ 2.4 V at IOH = -3.0 mA, VOL ≤ 0.5 V at IOL = 24 mA. Follows the differential state of D1/D1_N; defaults low when the channel-1 inputs are open or below ~1.3 V.
7 Q0 output Channel-0 TTL output. Drives 24 mA (IOL) TTL loads; VOH ≥ 2.4 V at IOH = -3.0 mA, VOL ≤ 0.5 V at IOL = 24 mA. Follows the differential state of D0/D0_N; defaults low when the channel-0 inputs are open or below ~1.3 V.
8 VCC power_in Positive supply. Operating range VCC = 4.75 V to 5.25 V (5-V PECL operation with GND = 0 V). Recommended local bypassing near the pin.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package VSSOP-8-0.65mm
Category Logic ICs
Pins 8

Ordering variants

Same part, different packaging or reel option.

  • SN65ELT23DGKR
  • SN65ELT23DGKRDGKG4
  • SN65ELT23DGKR.B
  • SN65ELT23DGKRD
  • SN65ELT23DGKRDR
  • SN65ELT23DGKRD.B
  • SN65ELT23DGKRDR.B

CAD (KiCad official)

  • Symbol: SN65ELT23DGKR
  • Footprint: Package_SO:VSSOP-8_2.3x2mm_P0.5mm
  • 3D model: VSSOP-8-0.65mm (KiCad packages3D, STEP)

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (17 pp, sha256 5c4bfc441f9dd591, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF