component
sip32429dn-t1-ge4
Public Unreviewedby Ray
Vishay AC-DC Controllers and Regulators, TDFN-10-EP(3x3). Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
README
markdownSIP32429DN-T1-GE4
Vishay · AC-DC Controllers and Regulators · TDFN-10-EP(3x3)
SIP32429DN-T1-GE4 from Vishay, in a TDFN-10-EP(3x3). Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VIN | power_in | Power input. 6 V to 28 V supply and switch input. Tie to pin 2 (both VIN pins connect to the switch input node); bypass with CIN to GND. |
| 2 | VIN | power_in | Power input. Second VIN pad, tied internally to pin 1. 6 V to 28 V operating range (30 V absolute max). |
| 3 | SS | input | Soft-Start pin. Connect a capacitor CSS from SS to GND to program the soft-start (slew rate) time. Leave SS open to select the default 400 µs turn-on. Internally driven by a ~4.5 µA constant current source. |
| 4 | EN | input | Enable input. Logic high enables the switch (VENH ≥ 1.5 V), logic low disables it (VENL ≤ 0.6 V). Internal 2.5 MΩ pull-down. Absolute max 6 V. |
| 5 | ILIM | input | Current limit setting pin. Connect an RSET resistor from ILIM to GND to program the over-current threshold (0.75 A to 3.5 A range; e.g. RSET = 4.1 kΩ → ILIM ≈ 1.5 A typ). |
| 6 | GND | power_in | Device ground reference for logic, control, and CSS/RSET networks. |
| 7 | /PG | output | Active-low Power Good open-drain output. Pulls low when VOUT reaches ≥ 90 % of VIN (3 % hysteresis). Requires an external pull-up (biasable up to 28 V). ISINK = 1 mA → VOL < 0.1 V. |
| 8 | /FLG | output | Active-low fault condition flag, open-drain. Asserts low on over-current (after 4-6 ms blanking) or over-temperature events. Requires external pull-up (biasable up to 28 V). |
| 9 | VOUT | power_out | Switch output. Second VOUT pad, tied internally to pin 10. Delivers the switched VIN to the load through a 56 mΩ (typ) high-side PMOS. |
| 10 | VOUT | power_out | Switch output. Tie to pin 9. Bypass to GND with COUT. Supports up to 4.5 A continuous switch current. |
| 11 | EP | passive | Central exposed thermal pad. Connect to GND plane for thermal dissipation (θJA = 88 °C/W when soldered) or leave floating per datasheet allowance. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Vishay |
| Package | TDFN-10-EP(3x3) |
| Category | PMIC |
| Pins | 11 |
Ordering variants
Same part, different packaging or reel option.
SIP32429DN-T1-GE4
CAD (KiCad official)
- Symbol:
SIP32429DN-T1-GE4 - Footprint:
Package_DFN_QFN:DFN-10-1EP_3x3mm_P0.5mm_EP1.55x2.48mm - 3D model: TDFN-10-EP(3x3) (KiCad packages3D, STEP)
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Vishay datasheet (14 pp, sha256
2b9926a3d2ad8d63, retrieved 2026-08-17, tier: manufacturer) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads when scrolled away or the tab is hidden.
PCB Footprint
Open full view ↗Loads on click. Unloads when scrolled away or the tab is hidden.
Datasheet
Open in new tab ↗Loads on click. Unloads when scrolled away or the tab is hidden.