Loads on click. Unloads when scrolled away or the tab is hidden.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

PCB Footprint

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
Loads on click. Unloads when scrolled away or the tab is hidden.
Download PDF
Contents

README

markdown

SI4850BDY-T1-GE3

Vishay Intertech · MOSFETs · SO-8

SI4850BDY-T1-GE3 from Vishay Intertech, in a SO-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 S passive Source. Tied internally to pins 2 and 3 (all source pins of the single N-channel MOSFET die). Continuous source-drain diode current 3.8 A at TC = 25 °C; body-diode VSD typ. 0.79 V at IS = 5 A.
2 S passive Source. Internally connected to pins 1 and 3 (common source of the N-channel MOSFET).
3 S passive Source. Internally connected to pins 1 and 2 (common source of the N-channel MOSFET).
4 G input Gate. Insulated MOSFET gate input. VGS max ±20 V; VGS(th) 1 V to 2.8 V (VDS = VGS, ID = 250 μA). Typical total gate charge Qg = 5.2 nC at VGS = 4.5 V, VDS = 30 V. Recommend series gate resistor for controlled switching (datasheet uses Rg = 1 Ω in switching tests).
5 D passive Drain. Internally connected to pins 6, 7 and 8 (common drain of the N-channel MOSFET die). VDS max 60 V; continuous drain current ID up to 11.3 A at TC = 25 °C; pulsed IDM 40 A.
6 D passive Drain. Internally connected to pins 5, 7 and 8 (common drain of the N-channel MOSFET). Multiple drain pins are provided to share current and improve thermal conduction through the drain lead-frame.
7 D passive Drain. Internally connected to pins 5, 6 and 8 (common drain of the N-channel MOSFET).
8 D passive Drain. Internally connected to pins 5, 6 and 7 (common drain of the N-channel MOSFET). The drain lead-frame acts as the primary thermal path; RthJF steady-state typ. 22 °C/W, max 28 °C/W.

Key specifications

Parameter Value
Manufacturer Vishay Intertech
Package SO-8
Category Transistors/Thyristors
Pins 8

Ordering variants

Same part, different packaging or reel option.

  • Si4850BDY-T1-GE3

CAD (KiCad official)

  • Symbol: SI4850BDY-T1-GE3
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SO-8 (KiCad packages3D, STEP)

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Vishay Intertech datasheet (8 pp, sha256 7ddbf7ec67638e51, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF