Loads on click. Unloads when scrolled away or the tab is hidden.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

PCB Footprint

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
Loads on click. Unloads when scrolled away or the tab is hidden.
Download PDF
Contents

README

markdown

RTL8367S-CG

Realtek Semicon · Ethernet Transceivers · LQFP-128(14x14)

RTL8367S-CG from Realtek Semicon, in a LQFP-128(14x14). Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 GND power_in Digital ground.
2 P3MDIAP bidirectional Port 3 MDI pair A positive. Differential Ethernet PHY line, 100Ω internal termination; used for TX/RX in 1000Base-T and TX in 100/10Base-T (with Auto-MDIX).
3 P3MDIAN bidirectional Port 3 MDI pair A negative.
4 P3MDIBP bidirectional Port 3 MDI pair B positive. Differential Ethernet PHY line, 100Ω internal termination.
5 P3MDIBN bidirectional Port 3 MDI pair B negative.
6 AVDDL power_in Analog low-voltage power supply.
7 P3MDICP bidirectional Port 3 MDI pair C positive. Used only in 1000Base-T mode.
8 P3MDICN bidirectional Port 3 MDI pair C negative.
9 P3MDIDP bidirectional Port 3 MDI pair D positive. Used only in 1000Base-T mode.
10 P3MDIDN bidirectional Port 3 MDI pair D negative.
11 AVDDH power_in Analog high-voltage power supply.
12 AGND power_in Analog ground.
13 MDIREF passive MDI bias reference. A 2.49kΩ (1%) resistor must be connected between MDIREF and GND.
14 AVDDL power_in Analog low-voltage power supply.
15 RTT1 passive Reserved for internal use. Must be left floating.
16 RTT2 passive Reserved for internal use. Must be left floating.
17 AVDDH power_in Analog high-voltage power supply.
18 GND power_in Digital ground.
19 GPIO57/INTERRUPT bidirectional GPIO57 or interrupt output. Active high when pulled down to GND via 1kΩ; active low when pulled up to DVDDIO via 4.7kΩ. Internal pull-down.
20 DVDDL power_in Digital low-voltage power.
21 AVDDH power_in Analog high-voltage power supply.
22 P4MDIAP bidirectional Port 4 MDI pair A positive.
23 P4MDIAN bidirectional Port 4 MDI pair A negative.
24 GND power_in Digital ground.
25 P4MDIBP bidirectional Port 4 MDI pair B positive.
26 P4MDIBN bidirectional Port 4 MDI pair B negative.
27 AVDDL power_in Analog low-voltage power supply.
28 P4MDICP bidirectional Port 4 MDI pair C positive.
29 P4MDICN bidirectional Port 4 MDI pair C negative.
30 P4MDIDP bidirectional Port 4 MDI pair D positive.
31 P4MDIDN bidirectional Port 4 MDI pair D negative.
32 GND power_in Digital ground.
33 AVDDH power_in Analog high-voltage power supply.
34 SGND power_in SerDes ground.
35 HSON output High Speed Serial (SGMII/HSGMII) TX negative, 1.25/3.125GHz differential output. Leave floating when unused.
36 HSOP output High Speed Serial (SGMII/HSGMII) TX positive, 1.25/3.125GHz differential output. Leave floating when unused.
37 SVDDL power_in SerDes low-voltage power.
38 HSIP input High Speed Serial (SGMII/HSGMII) RX positive, 1.25/3.125GHz differential input. Leave floating when unused.
39 HSIN input High Speed Serial (SGMII/HSGMII) RX negative, 1.25/3.125GHz differential input. Leave floating when unused.
40 SGND power_in SerDes ground.
41 SVDDH power_in SerDes high-voltage power.
42 DVDDIO_2 power_in Digital I/O high-voltage power for Extension Port 2 general purpose interface.
43 GND power_in Digital ground.
44 GND power_in Digital ground.
45 GPIO01/RG2_TXD3/M2M_TXD3/M2P_RXD3/UART_RX bidirectional Extension Port 2 multi-function pin: GPIO01, RGMII TXD3, MII-MAC TXD3, MII-PHY RXD3, or UART RX.
46 GPIO02/RG2_TXD2/M2M_TXD2/M2P_RXD2/UART_TX bidirectional Extension Port 2 multi-function pin: GPIO02, RGMII TXD2, MII-MAC TXD2, MII-PHY RXD2, or UART TX.
47 GPIO03/RG2_TXD1/M2M_TXD1/M2P_RXD1 bidirectional Extension Port 2 multi-function pin: GPIO03, RGMII TXD1, MII-MAC TXD1, or MII-PHY RXD1.
48 GPIO04/RG2_TXD0/M2M_TXD0/M2P_RXD0/SPIF_CLK bidirectional Extension Port 2 multi-function pin: GPIO04, RGMII TXD0, MII-MAC TXD0, MII-PHY RXD0, or SPI FLASH clock output.
49 GPIO05/RG2_TXCTL/M2M_TXEN/M2P_RXDV/SPIF_D0 bidirectional Extension Port 2 multi-function pin: GPIO05, RGMII TXCTL, MII-MAC TXEN, MII-PHY RXDV, or SPI FLASH data 0.
50 GPIO06/RG2_TXCLK/M2M_TXCLK/M2P_RXCLK bidirectional Extension Port 2 multi-function pin: GPIO06, RGMII TX clock output (125/25/2.5MHz), MII-MAC TX clock input, or MII-PHY RX clock output.
51 GPIO07/RG2_RXCLK/M2M_RXCLK/M2P_TXCLK bidirectional Extension Port 2 multi-function pin: GPIO07, RGMII RX clock input, MII-MAC RX clock input, or MII-PHY TX clock output.
52 GPIO08/RG2_RXCTL/M2M_RXDV/M2P_TXEN bidirectional Extension Port 2 multi-function pin: GPIO08, RGMII RXCTL, MII-MAC RXDV, or MII-PHY TXEN.
53 GPIO09/RG2_RXD0/M2M_RXD0/M2P_TXD0/SPIF_D1 bidirectional Extension Port 2 multi-function pin: GPIO09, RGMII RXD0, MII-MAC RXD0, MII-PHY TXD0, or SPI FLASH data 1.
54 GPIO10/RG2_RXD1/M2M_RXD1/M2P_TXD1/SPIF_CS bidirectional Extension Port 2 multi-function pin: GPIO10, RGMII RXD1, MII-MAC RXD1, MII-PHY TXD1, or SPI FLASH chip select.
55 GPIO11/RG2_RXD2/M2M_RXD2/M2P_TXD2 bidirectional Extension Port 2 multi-function pin: GPIO11, RGMII RXD2, MII-MAC RXD2, or MII-PHY TXD2.
56 GPIO12/RG2_RXD3/M2M_RXD3/M2P_TXD3 bidirectional Extension Port 2 multi-function pin: GPIO12, RGMII RXD3, MII-MAC RXD3, or MII-PHY TXD3.
57 GND power_in Digital ground.
58 DVDDL power_in Digital low-voltage power.
59 DVDDIO_2 power_in Digital I/O high-voltage power for Extension Port 2 general purpose interface.
60 EN_SWR input Enable internal switching regulator strap. Pull up to enable, pull down to disable. Must be pulled via external 1kΩ resistor.
61 GND_SWR power_in Internal switching regulator ground.
62 GND_SWR power_in Internal switching regulator ground.
63 LX output Internal switching regulator LX output. Connect a 2.2uH inductor and 10uF capacitor to generate 1.1V.
64 LX output Internal switching regulator LX output. Tied with pin 63.
65 HV_SWR power_in Internal switching regulator supply input; connect a bulk 10uF capacitor to GND.
66 HV_SWR power_in Internal switching regulator supply input; tied with pin 65.
67 DVDDIO power_in Digital I/O high-voltage power for LED, management interface and nRESET.
68 GND power_in Digital ground.
69 DVDDL power_in Digital low-voltage power.
70 GPO39/LAN4LED0/EEPROM_MOD bidirectional General purpose output 39, LAN4 LED0, or EEPROM_MOD strapping. Pull-up to select 24C3224C256 EEPROM, pull-down for 24C0224C16. Internal pull-up.
71 GPIO40/LAN4LED1 bidirectional General purpose I/O 40 or LAN4 LED1 output. Internal pull-up.
72 GPIO41/LAN3LED1 bidirectional General purpose I/O 41 or LAN3 LED1 output. Internal pull-up.
73 GPO42/EN_PWRLIGHT bidirectional General purpose output 42 or EN_PWRLIGHT strapping (pull up to enable Power-on Light). Internal pull-up.
74 GPO43/LAN3LED0/EN_SPIF bidirectional General purpose output 43, LAN3 LED0, or EN_SPIF strapping (pull up to enable SPI FLASH interface). Internal pull-up.
75 GPO44/LAN2LED0/DIS_8051 bidirectional General purpose output 44, LAN2 LED0, or DIS_8051 strapping (pull up to disable embedded 8051). Internal pull-up.
76 GPO45/DISAUTOLOAD bidirectional General purpose output 45 or DISAUTOLOAD strapping (pull up to disable EEPROM/FLASH autoload). Internal pull-up.
77 GPIO46/LAN2LED1 bidirectional General purpose I/O 46 or LAN2 LED1 output. Internal pull-up.
78 GPIO49/LAN1LED1 bidirectional General purpose I/O 49 or LAN1 LED1 output. Internal pull-up.
79 GPO50/LAN1LED0/EN_PHY bidirectional General purpose output 50, LAN1 LED0, or EN_PHY strapping (pull up to enable embedded PHY). Internal pull-up.
80 GPO51/LAN0LED1/LED_DA bidirectional General purpose output 51, LAN0 LED1, or serial-mode LED data output. Internal pull-up.
81 GPO52/LAN0LED0/LED_CK/SMI_SEL bidirectional General purpose output 52, LAN0 LED0, serial-mode LED clock, or SMI_SEL strapping (pull up = EEPROM SMI interface, pull down = MII management interface). Internal pull-up.
82 AVDDH power_in Analog high-voltage power supply.
83 XTALO output 25MHz crystal clock output. Series-connect a 150Ω resistor between XTALO and crystal; add loading cap crystal-to-GND. Leave floating when driving from an external oscillator.
84 XTALI input 25MHz crystal clock input / oscillator input, ±50ppm. Maximum input voltage 3.3V.
85 GND power_in Digital ground.
86 nRESET input Active-low system reset input. Internal pull-up.
87 GPIO54/SCK/MDC/EN_EEE bidirectional EEPROM SMI clock (SCK) or MII management clock (MDC), selected by SMI_SEL strap; also EN_EEE strapping (pull up to enable 802.3az EEE). Also usable as GPIO54.
88 GPIO55/SDA/MDIO bidirectional EEPROM SMI data (SDA) or MII management data (MDIO), selected by SMI_SEL strap. Also usable as GPIO55.
89 GND power_in Digital ground.
90 AVDDH power_in Analog high-voltage power supply.
91 P0MDIAP bidirectional Port 0 MDI pair A positive.
92 P0MDIAN bidirectional Port 0 MDI pair A negative.
93 P0MDIBP bidirectional Port 0 MDI pair B positive.
94 P0MDIBN bidirectional Port 0 MDI pair B negative.
95 AVDDL power_in Analog low-voltage power supply.
96 GND power_in Digital ground.
97 P0MDICP bidirectional Port 0 MDI pair C positive.
98 P0MDICN bidirectional Port 0 MDI pair C negative.
99 GND power_in Digital ground.
100 P0MDIDP bidirectional Port 0 MDI pair D positive.
101 P0MDIDN bidirectional Port 0 MDI pair D negative.
102 AVDDH power_in Analog high-voltage power supply.
103 P1MDIAP bidirectional Port 1 MDI pair A positive.
104 P1MDIAN bidirectional Port 1 MDI pair A negative.
105 GND power_in Digital ground.
106 P1MDIBP bidirectional Port 1 MDI pair B positive.
107 P1MDIBN bidirectional Port 1 MDI pair B negative.
108 AVDDL power_in Analog low-voltage power supply.
109 P1MDICP bidirectional Port 1 MDI pair C positive.
110 P1MDICN bidirectional Port 1 MDI pair C negative.
111 GND power_in Digital ground.
112 P1MDIDP bidirectional Port 1 MDI pair D positive.
113 P1MDIDN bidirectional Port 1 MDI pair D negative.
114 PLLVDDL power_in PLL low-voltage power.
115 PLLGND power_in PLL ground.
116 AVDDH power_in Analog high-voltage power supply.
117 P2MDIAP bidirectional Port 2 MDI pair A positive.
118 P2MDIAN bidirectional Port 2 MDI pair A negative.
119 GND power_in Digital ground.
120 P2MDIBP bidirectional Port 2 MDI pair B positive.
121 P2MDIBN bidirectional Port 2 MDI pair B negative.
122 AVDDL power_in Analog low-voltage power supply.
123 P2MDICP bidirectional Port 2 MDI pair C positive.
124 P2MDICN bidirectional Port 2 MDI pair C negative.
125 GND power_in Digital ground.
126 P2MDIDP bidirectional Port 2 MDI pair D positive.
127 P2MDIDN bidirectional Port 2 MDI pair D negative.
128 AVDDH power_in Analog high-voltage power supply.

Key specifications

Parameter Value
Manufacturer Realtek Semicon
Package LQFP-128(14x14)
Category Interface
Pins 128

Ordering variants

Same part, different packaging or reel option.

  • RTL8367S-CG

CAD (KiCad official)

  • Symbol: RTL8367S-CG
  • Footprint: Package_QFP:LQFP-128_14x14mm_P0.4mm
  • 3D model: LQFP-128(14x14) (KiCad packages3D, STEP)

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Realtek Semicon datasheet (82 pp, sha256 4e4acd2d046edf53, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF