RT9026GSP
Public Unreviewedby Ray
Richtek Tech Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, SOP-8-EP. Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Symbol & Footprint
Schematic Symbol
Open full view ↗PCB Footprint
Open full view ↗Datasheet
Open in new tab ↗Contents
README
markdownRT9026GSP
Richtek Tech · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOP-8-EP
RT9026GSP from Richtek Tech, in a SOP-8-EP. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | GND | power_in | Ground. Shared with pin 9 (exposed pad). The exposed pad must be soldered to a large PCB ground for maximum power dissipation. |
| 2 | S3 | input | Active-low Suspend-to-RAM mode control pin. When low, VTT is turned off and left High-Z while VTTREF remains active. Logic thresholds: VIH ≥ 1.6V, VIL ≤ 0.4V. |
| 3 | VTTSNS | input | VTT voltage sense input pin. Connect to the plus terminal of the VTT output capacitor for remote sensing of the VTT rail. |
| 4 | VTTREF | output | Buffered reference output equal to VDDQSNS/2 (e.g. 1.25/0.9/0.75/0.675/0.6 V). 10mA source/sink capability; ±20mV output tolerance; source current limit typ. 40mA. |
| 5 | VDDQSNS | input | VLDOIN (VDDQ) sense input pin. Divided internally by 2 to set the VTT and VTTREF target voltage. Input current typ. 50µA. Absolute max 3.6V. |
| 6 | VIN | power_in | Analog input pin to the control loop. Operating range 3.15V to 5.5V; absolute max 6V. UVLO rising threshold ≤ 2.7V with 0.2V hysteresis. |
| 7 | VLDOIN | power_in | Power supply of the VTT and VTTREF output stage (to power the internal MOSFETs). Operating range 1.2V to 3.3V; absolute max 3.6V. |
| 8 | VTT | power_out | Output voltage for connection to termination resistors, regulated to VDDQSNS/2. Sink/source up to 3A; ±20mV tolerance under load. |
| 9 | GND | power_in | Exposed thermal pad. Must be soldered to a large PCB ground plane for maximum power dissipation; electrically tied to pin 1 GND. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Richtek Tech |
| Package | SOP-8-EP |
| Category | PMIC |
| Pins | 9 |
Ordering variants
Same part, different packaging or reel option.
RT9026GSPPSPRT9026GSPRT9026GSPPFPRT9026GSPGFPRT9026GSPPQWRT9026GSPGQW
CAD (KiCad official)
- Symbol:
RT9026GSP - Footprint:
Package_SO:SOIC-8-1EP_3.9x4.9mm_P1.27mm_EP2.29x3mm - 3D model: SOP-8-EP (KiCad packages3D, STEP)
3D model downloads
Two STEP files. Same geometry, different body top:
| File | Size | Use it when |
|---|---|---|
rt9026gsp.step |
125 KB | You want the bare part, or you mark your own boards. |
rt9026gsp-etched.step |
2.3 MB | You want the part with RT9026GSP already on it. |
The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 555 faces against 152 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Richtek Tech datasheet (14 pp, sha256
c00b245be9492010, retrieved 2026-08-17, tier: manufacturer) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).