component
RT8272GSP
Public Unreviewedby Ray
Richtek Tech DC-DC Converters, SOIC-8-EP. Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads when scrolled away or the tab is hidden.
PCB Footprint
Open full view ↗Loads on click. Unloads when scrolled away or the tab is hidden.
Datasheet
Open in new tab ↗Loads on click. Unloads when scrolled away or the tab is hidden.
README
markdownRT8272GSP
Richtek Tech · DC-DC Converters · SOIC-8-EP
RT8272GSP from Richtek Tech, in a SOIC-8-EP. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | BOOT | power_in | High-side gate drive boost input. Supplies drive for the high-side N-MOSFET. Connect a 10nF or greater bootstrap capacitor from SW to BOOT to power the high-side switch. Absolute max VBOOT = VSW - 0.3V to VSW + 6V. |
| 2 | VIN | power_in | Power input. Supplies power to the IC and step-down converter switches. Operating range 4.75V to 24V (abs max 26V). Bypass VIN to GND with a suitable large capacitor to eliminate input noise. |
| 3 | SW | output | Power switching output. Switching node connecting to the internal high-side and low-side MOSFETs. Connect external LC filter from SW to the load; also connect bootstrap capacitor from SW to BOOT. Range -0.3V to VIN+0.3V. |
| 4 | GND | power_in | Ground. Pin 4 and the exposed pad (pin 9) are both GND. The exposed pad must be soldered to a large PCB plane and connected to GND for maximum power dissipation. |
| 5 | FB | input | Feedback input. Senses the output voltage via a resistor divider to regulate the output. Internal feedback reference voltage is 0.92V typical (0.902V to 0.938V). |
| 6 | COMP | output | Compensation node. Output of the internal error amplifier (Gm = 680µA/V typ). Connect a series RC network from COMP to GND to compensate the regulation control loop; an additional capacitor from COMP to GND may be required. |
| 7 | EN | input | Enable input. Digital input that turns the regulator on or off. Drive EN higher than 1.4V to enable, lower than 0.4V to disable. If left open, an internal 1µA pull-up will pull EN high. Operating range 0V to 5.5V. |
| 8 | SS | input | Soft-start control input. An internal 10µA current source charges an external capacitor from SS to GND to set the soft-start period. A 0.1µF capacitor produces approximately 10ms of soft-start. |
| 9 | GND | power_in | Exposed thermal pad (bottom). Electrically GND. Must be soldered to a large PCB copper area and connected to GND for maximum power dissipation (θJA = 75°C/W). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Richtek Tech |
| Package | SOIC-8-EP |
| Category | PMIC |
| Pins | 9 |
Ordering variants
Same part, different packaging or reel option.
RT8272GSP
CAD (KiCad official)
- Symbol:
RT8272GSP - Footprint:
Package_SO:SOIC-8-1EP_3.9x4.9mm_P1.27mm_EP2.29x3mm - 3D model: SOIC-8-EP (KiCad packages3D, STEP)
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Richtek Tech datasheet (12 pp, sha256
75e97a3c989cd759, retrieved 2026-08-17, tier: manufacturer) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).