Loads on click. Unloads when scrolled away or the tab is hidden.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

PCB Footprint

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
Loads on click. Unloads when scrolled away or the tab is hidden.
Download PDF
Contents

README

markdown

RSC6120S

REASUNOS · LED Drivers · SOP-14

RSC6120S from REASUNOS, in a SOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VIN power_in High-voltage startup input. Connects to the rectified HV bus (rated 150-600V) and feeds the internal 2mA HV startup current source that charges VCC on power-up.
2 NC unconnected No connect. Leave floating or tie to ground per PCB layout convenience.
3 VCC power_in Signal-side supply input, absolute max −0.3 to 20V, operating range 8-20V. UVLO turn-on ≈15V (VCC_On) and turn-off ≈8.7V (VCC_Off); quiescent current ≈720µA.
4 NC unconnected No connect. Leave floating or tie to ground per PCB layout convenience.
5 FB input Voltage feedback input to the error amplifier / OVP comparator, absolute max −0.3 to 5V. OVP trips at V_FB ≈1.20V (recovers at ≈1.08V).
6 CS input Current-sense input from the resonant tank sense network, absolute max −0.3 to 5V. Feeds the rectifier/EA loop; zero-current detect threshold V_ZCD ≈154mV and cycle-by-cycle OCP threshold V_OCP ≈500mV (480/520mV min/max).
7 GND power_in Signal ground / analog return for the control-side circuitry.
8 PGND power_in Power ground return for the low-side gate driver. Keep the loop from PGND through the low-side MOSFET source back to the bulk cap short.
9 LO output Low-side half-bridge gate-drive output, referenced to PGND. Absolute max −0.3V to VCC+0.3V; ~60ns rise / 35ns fall into 1nF; peak source 550mA / peak sink 1000mA on the RSC6120S.
10 PVCC power_in Power-side supply for the low-side gate driver, absolute max −0.3 to 20V. Typically tied to VCC through a small RC decoupling network.
11 NC unconnected No connect. Leave floating or tie to ground per PCB layout convenience.
12 HS power_in High-side floating return (half-bridge switching node reference). Absolute max HB−20V to HB+0.3V; connects to the source of the high-side MOSFET and the bottom of the bootstrap capacitor.
13 HO output High-side floating gate-drive output referenced to HS. Absolute max HS−0.3V to HB+0.3V; ~30ns rise / 35ns fall into 1nF; peak source 550mA / peak sink 1000mA on the RSC6120S.
14 HB power_in High-side floating bootstrap supply, absolute max −0.3 to 600V (relative to GND). Bootstrap capacitor connects between HB and HS to power the high-side driver.

Key specifications

Parameter Value
Manufacturer REASUNOS
Package SOP-14
Category LED Drivers
Pins 14

CAD (KiCad official)

  • Symbol: RSC6120S
  • Footprint: Package_SO:SOIC-14_3.9x8.7mm_P1.27mm
  • 3D model: SOP-14 (KiCad packages3D, STEP)

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: REASUNOS datasheet (None pp, sha256 1096eb44b95a06d2, retrieved 2026-08-17, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF