Loads on click. Unloads when scrolled away or the tab is hidden.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

PCB Footprint

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
Loads on click. Unloads when scrolled away or the tab is hidden.
Download PDF
Contents

README

markdown

RS245YTSS20

Jiangsu RUNIC Tech · Buffers, Drivers, Receivers, Transceivers · TSSOP-20

RS245YTSS20 from Jiangsu RUNIC Tech, in a TSSOP-20. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 DIR input Direction control input. When OE is low: DIR=L routes B data to A bus; DIR=H routes A data to B bus. Must be held at a valid logic level; do not float.
2 A0 bidirectional A-port bit 0. Bidirectional data I/O; direction determined by DIR when OE is asserted (low). Hi-Z when OE is high or during Vcc isolation.
3 A1 bidirectional A-port bit 1. Bidirectional data I/O; direction determined by DIR when OE is asserted.
4 A2 bidirectional A-port bit 2. Bidirectional data I/O; direction determined by DIR when OE is asserted.
5 A3 bidirectional A-port bit 3. Bidirectional data I/O; direction determined by DIR when OE is asserted.
6 A4 bidirectional A-port bit 4. Bidirectional data I/O; direction determined by DIR when OE is asserted.
7 A5 bidirectional A-port bit 5. Bidirectional data I/O; direction determined by DIR when OE is asserted.
8 A6 bidirectional A-port bit 6. Bidirectional data I/O; direction determined by DIR when OE is asserted.
9 A7 bidirectional A-port bit 7. Bidirectional data I/O; direction determined by DIR when OE is asserted.
10 GND power_in Ground reference (0 V) for the device.
11 B7 bidirectional B-port bit 7. Bidirectional data I/O; direction determined by DIR when OE is asserted.
12 B6 bidirectional B-port bit 6. Bidirectional data I/O; direction determined by DIR when OE is asserted.
13 B5 bidirectional B-port bit 5. Bidirectional data I/O; direction determined by DIR when OE is asserted.
14 B4 bidirectional B-port bit 4. Bidirectional data I/O; direction determined by DIR when OE is asserted.
15 B3 bidirectional B-port bit 3. Bidirectional data I/O; direction determined by DIR when OE is asserted.
16 B2 bidirectional B-port bit 2. Bidirectional data I/O; direction determined by DIR when OE is asserted.
17 B1 bidirectional B-port bit 1. Bidirectional data I/O; direction determined by DIR when OE is asserted.
18 B0 bidirectional B-port bit 0. Bidirectional data I/O; direction determined by DIR when OE is asserted.
19 OE input Output Enable, active LOW. Drive low to enable the transceiver in the direction chosen by DIR; drive high to place both A and B ports in the high-impedance (3-state) mode. During power-up/down should be tied to Vcc through a pull-up resistor.
20 VCC power_in Positive supply voltage input. Operating range 1.65 V to 5.5 V. If Vcc is at GND both ports enter the high-impedance state (Vcc isolation).

Key specifications

Parameter Value
Manufacturer Jiangsu RUNIC Tech
Package TSSOP-20
Category Logic
Pins 20

Ordering variants

Same part, different packaging or reel option.

  • RS245YTSS20
  • RS245YTSS20YS20

CAD (KiCad official)

  • Symbol: RS245YTSS20
  • Footprint: Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm
  • 3D model: TSSOP-20 (KiCad packages3D, STEP)

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Jiangsu RUNIC Tech datasheet (15 pp, sha256 bb8b42fbb01f615f, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF