Loads on click. Unloads when scrolled away or the tab is hidden.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

PCB Footprint

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
Loads on click. Unloads when scrolled away or the tab is hidden.
Download PDF
Contents

README

markdown

QPF4656TR13

Qorvo · RFID ICs · QFN-16(3x3)

QPF4656TR13 from Qorvo, in a QFN-16(3x3). Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 C1 input Logic control input (C1). Together with C0 selects the RF operating mode (e.g. TX, RX with LNA active, RX with LNA bypass). CMOS logic level referenced to VDD.
2 C0 input Logic control input (C0). Together with C1 selects the RF operating mode (TX/RX/LNA-bypass) of the FEM. CMOS logic level referenced to VDD.
3 GND power_in Ground reference. Connect to system ground plane with low-inductance vias.
4 VDD power_in Digital/logic supply for the control interface and internal bias circuitry. Bypass locally to GND.
5 RX output Receive RF port. LNA output (or bypass path output) routed to the transceiver receive input. Nominally 50 Ω, internally matched over 5.9-7.1 GHz.
6 GND power_in Ground reference. Connect to system ground plane with low-inductance vias.
7 GND power_in Ground reference. Connect to system ground plane with low-inductance vias.
8 TX input Transmit RF input port. PA input driven from the transceiver TX output. Nominally 50 Ω, internally matched over 5.9-7.1 GHz.
9 PA_EN input Power amplifier enable. CMOS logic level; asserting enables PA bias for transmit operation, de-asserting shuts down the PA for low quiescent current.
10 VCC1 power_in PA supply rail (stage 1). Optimized for +5 V operation. Requires low-ESR bypass capacitors and a low-impedance supply route to maintain linearity and output power.
11 VCC2 power_in PA supply rail (stage 2). Optimized for +5 V operation. Requires low-ESR bypass capacitors close to the pin.
12 VDET output Integrated DC logarithmic power detector output. Provides a DC voltage proportional to the log of the PA output power for closed-loop power control / application feedback.
13 GND power_in Ground reference. Connect to system ground plane with low-inductance vias.
14 ANT bidirectional Antenna common RF port of the internal SP2T switch. Connects to the external antenna (or diplexer) for the 5.9-7.1 GHz UNII5-8 band. Nominally 50 Ω.
15 GND power_in Ground reference. Connect to system ground plane with low-inductance vias.
16 GND power_in Ground reference. Connect to system ground plane with low-inductance vias.

Key specifications

Parameter Value
Manufacturer Qorvo
Package QFN-16(3x3)
Category RF And Wireless
Pins 16

Ordering variants

Same part, different packaging or reel option.

  • QPF4656TR13SB
  • QPF4656TR13SR
  • QPF4656TR13
  • QPF4656TR13EVB

CAD (KiCad official)

  • Symbol: QPF4656TR13
  • Footprint: Package_DFN_QFN:QFN-16-1EP_3x3mm_P0.5mm_EP1.7x1.7mm
  • 3D model: QFN-16(3x3) (KiCad packages3D, STEP)

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Qorvo datasheet (None pp, sha256 e3872f96e440f9ce, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF