component
PL2303GL
Public Unreviewedby Ray
Prolific Tech USB Converters, SOP-8. Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Symbol & Footprint
Schematic Symbol
Open full view ↗PCB Footprint
Open full view ↗Datasheet
Open in new tab ↗Contents
README
markdownPL2303GL
Prolific Tech · USB Converters · SOP-8
PL2303GL from Prolific Tech, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | GND | power_in | Ground reference for the device. |
| 2 | TXD | output | UART Serial Port Transmitted Data output. Drives serial data out from the chip to the connected UART device. |
| 3 | VDD_IO | power_in | +1.8V to +5V I/O signal power input pin, sets the logic level of the UART TX/RX pins. VDD_IO must not exceed VIN. |
| 4 | RXD | input | UART Serial Port Received Data input (5V tolerant). Accepts serial data from the connected UART device. |
| 5 | DP | bidirectional | USB Port Data Plus (D+) signal. Full-Speed USB differential data line with integrated series termination and pull-up. |
| 6 | DM | bidirectional | USB Port Data Minus (D-) signal. Full-Speed USB differential data line with integrated series termination. |
| 7 | VIN | power_in | USB port VBUS input power supply (typ. 5V, also supports 3.3V VBUS operation). For self-powered designs, tie to +3.3V. |
| 8 | VO_33 | power_out | +3.3V output from the integrated 5V-to-3.3V LDO regulator (can supply up to 80 mA for external components). For self-powered designs, feed +3.3V into this pin to disable the internal LDO. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Prolific Tech |
| Package | SOP-8 |
| Category | Interface |
| Pins | 8 |
Ordering variants
Same part, different packaging or reel option.
PL2303G4PEG7P1PL2303G4PEG8P1
CAD (KiCad official)
- Symbol:
PL2303GL - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOP-8 (KiCad packages3D, STEP)
3D model downloads
Two STEP files. Same geometry, different body top:
| File | Size | Use it when |
|---|---|---|
pl2303gl.step |
122 KB | You want the bare part, or you mark your own boards. |
pl2303gl-etched.step |
1.9 MB | You want the part with PL2303GL already on it. |
The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 466 faces against 147 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Prolific Tech datasheet (24 pp, sha256
bfbcd3b5f69c6c81, retrieved 2026-08-17, tier: lcsc) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).