Symbol & Footprint

Schematic Symbol

Open full view ↗

PCB Footprint

Open full view ↗
Contents

README

markdown

PIC18F14K50T-I

Microchip Tech · Microcontrollers (MCU/MPU/SOC) · SSOP-20-208mil

PIC18F14K50T-I from Microchip Tech, in a SSOP-20-208mil. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VDD power_in Positive supply pin. 2.3V to 5.5V for PIC18F1XK50 (1.8V to 3.6V for PIC18LF variant). Requires bypass capacitors close to the pin.
2 RA5/IOCA5/OSC1/CLKIN bidirectional General-purpose I/O RA5 with interrupt-on-change (IOCA5). Also serves as primary oscillator input OSC1 (crystal/resonator) or external clock input CLKIN, depending on CONFIG oscillator selection.
3 RA4/AN3/IOCA4/OSC2/CLKOUT bidirectional General-purpose I/O RA4 with interrupt-on-change (IOCA4) and ADC analog input AN3. Also functions as OSC2 crystal driver output or CLKOUT (FOSC/4) in external clock modes.
4 RA3/IOCA3/MCLR/VPP input Input-only pin. Active-low Master Clear Reset (MCLR) with internal weak pull-up, or high-voltage programming supply (VPP) during ICSP. Optionally usable as digital input RA3 with interrupt-on-change (IOCA3) when MCLRE configuration bit is cleared.
5 RC5/CCP1/P1A/T0CKI bidirectional General-purpose I/O RC5. ECCP1 capture/compare/PWM primary output (CCP1/P1A) and Timer0 external clock input (T0CKI).
6 RC4/P1B/C12OUT/SRQ bidirectional General-purpose I/O RC4. ECCP1 PWM output P1B, comparator C1/C2 digital output (C12OUT), and SR-latch Q output (SRQ).
7 RC3/AN7/C12IN3-/P1C/PGM bidirectional General-purpose I/O RC3. ADC input AN7, comparator inverting input C12IN3-, ECCP1 PWM output P1C, and low-voltage ICSP programming enable (PGM).
8 RC6/AN8/SS/T13CKI/T1OSCI bidirectional General-purpose I/O RC6. ADC input AN8, MSSP SPI slave select (SS), Timer1/Timer3 external clock input (T13CKI), and Timer1 secondary oscillator input (T1OSCI, typically 32.768 kHz crystal).
9 RC7/AN9/SDO/T1OSCO bidirectional General-purpose I/O RC7. ADC input AN9, MSSP SPI data output (SDO), and Timer1 secondary oscillator output (T1OSCO).
10 RB7/IOCB7/TX/CK bidirectional General-purpose I/O RB7 with interrupt-on-change (IOCB7) and programmable weak pull-up. EUSART asynchronous transmit (TX) or synchronous clock (CK).
11 RB6/IOCB6/SCK/SCL bidirectional General-purpose I/O RB6 with interrupt-on-change (IOCB6) and weak pull-up. MSSP SPI clock (SCK) or I2C clock (SCL). I2C mode requires external pull-up (typically 2.2k-10k ohm).
12 RB5/AN11/IOCB5/RX/DT bidirectional General-purpose I/O RB5 with interrupt-on-change (IOCB5) and weak pull-up. ADC input AN11 and EUSART asynchronous receive (RX) or synchronous data (DT).
13 RB4/AN10/IOCB4/SDI/SDA bidirectional General-purpose I/O RB4 with interrupt-on-change (IOCB4) and weak pull-up. ADC input AN10, MSSP SPI data input (SDI) or I2C data (SDA). I2C mode requires external pull-up.
14 RC2/AN6/C12IN2-/P1D/CVREF/INT2 bidirectional General-purpose I/O RC2. ADC input AN6, comparator inverting input C12IN2-, ECCP1 PWM output P1D, programmable voltage reference output (CVREF), and external interrupt INT2.
15 RC1/AN5/C12IN1-/VREF-/INT1 bidirectional General-purpose I/O RC1. ADC input AN5, comparator inverting input C12IN1-, ADC/comparator external negative reference (VREF-), and external interrupt INT1.
16 RC0/AN4/C12IN+/VREF+/INT0 bidirectional General-purpose I/O RC0. ADC input AN4, comparator non-inverting input C12IN+, ADC/comparator external positive reference (VREF+), and external interrupt INT0.
17 VUSB power_out USB 3.3V transceiver supply. On PIC18F1XK50, this pin is the output of the internal 3.2V LDO regulator and requires an external bypass capacitor (typically 220 nF - 470 nF). On PIC18LF1XK50 (no internal LDO), it must be driven by an external 3.3V supply.
18 RA1/IOCA1/D-/PGC bidirectional USB D- differential data line. Also general-purpose I/O RA1 with interrupt-on-change (IOCA1) and ICSP programming clock (PGC).
19 RA0/IOCA0/D+/PGD bidirectional USB D+ differential data line. Also general-purpose I/O RA0 with interrupt-on-change (IOCA0) and ICSP programming data (PGD).
20 VSS power_in Ground reference for logic and I/O pins. Connect to system ground plane with a low-impedance return.

Key specifications

Parameter Value
Manufacturer Microchip Tech
Package SSOP-20-208mil
Category Embedded Processors & Controllers
Pins 20

Ordering variants

Same part, different packaging or reel option.

  • PIC18F14K50T-I/P
  • PIC18F14K50T-I-E/P
  • PIC18F14K50T-I/SO
  • PIC18F14K50T-I-E/SO
  • PIC18F14K50T-I/SS
  • PIC18F14K50T-I-E/SS
  • PIC18F14K50T-I/MQ
  • PIC18F14K50T-I-E/MQ

CAD (KiCad official)

  • Symbol: PIC18F14K50T-I
  • Footprint: Package_SO:SSOP-20_5.3x7.2mm_P0.65mm
  • 3D model: SSOP-20-208mil (KiCad packages3D, STEP)

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Microchip Tech datasheet (413 pp, sha256 3c1c4c251345843f, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF