master
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs ne555p: laser-etched CAD + chip hero (factory 2.0.0 backfill) · Ray 1mo ago
viewers ne555p: viewers · Ray 1mo ago
ne555p-etched.glb ne555p: laser-etched CAD + chip hero (factory 2.0.0 backfill) · Ray 1mo ago
ne555p-etched.step ne555p: laser-etched CAD + chip hero (factory 2.0.0 backfill) · Ray 1mo ago
ne555p.glb Publish 0.1.0 · Ray 1mo ago
ne555p.kicad_mod Publish 0.1.0 · Ray 1mo ago
ne555p.kicad_sym Publish 0.1.0 · Ray 1mo ago
ne555p.lbr Publish 0.1.0 · Ray 1mo ago
ne555p.step Publish 0.1.0 · Ray 1mo ago
package.json Publish 0.1.0 · Ray 1mo ago
page.json ne555p: laser-etched CAD + chip hero (factory 2.0.0 backfill) · Ray 1mo ago
README.md ne555p: laser-etched CAD + chip hero (factory 2.0.0 backfill) · Ray 1mo ago

NE555P

Texas Instruments · Timers / Counters · DIP-8

NE555P from Texas Instruments, in a DIP-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 GND power_in Ground reference (0 V). Connect to the negative supply rail.
2 TRIG input Trigger input. The output is set high and the timing interval starts when this input falls below 1/3 of VCC.
3 OUT output Timer output. Drives high (near VCC) or low (near GND); can source/sink up to ~200 mA.
4 RESET input Active-low reset. When pulled below ~0.7 V, forces OUT low and resets the timing cycle. Tie to VCC when not used.
5 CONT input Control voltage. Provides access to the internal 2/3 VCC reference divider; allows external modulation of thresholds. Typically bypassed with a 10 nF capacitor to GND.
6 THRES input Threshold input. When this input rises above 2/3 of VCC, the output is set low and the discharge transistor turns on.
7 DISCH output Discharge. Open-collector output that provides a discharge path for the external timing capacitor when OUT is low.
8 VCC power_in Positive supply voltage. Operating range 4.5 V to 16 V (NE555).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package DIP-8
Category Clock/Timing
Pins 8

Ordering variants

Same part, different packaging or reel option.

  • NE555PP
  • NE555PD
  • NE555PDR
  • NE555PDGK
  • NE555PDGKR
  • NE555PPS
  • NE555PPSR

CAD (KiCad official)

  • Symbol: NE555P
  • Footprint: Package_DIP:DIP-8_W7.62mm
  • 3D model: DIP-8 (KiCad packages3D, STEP)
  • 3D model files: ne555p-etched.step / ne555p-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ne555p.step / ne555p.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (40 pp, sha256 b7b62a877fd591a6, retrieved 2026-08-17, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF