Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

NE5534DR

Texas Instruments · Operational Amplifier · SOIC-8

NE5534DR from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 BALANCE input External offset-nulling / frequency-compensation pin. Connect a trim network (typically a potentiometer between BALANCE and COMP/BAL with wiper to VCC-) to null the input offset voltage.
2 IN- input Inverting input of the op-amp. Input voltage must remain between VCC- and VCC+; differential input voltage above ~0.6 V causes excessive input current unless externally limited.
3 IN+ input Non-inverting input of the op-amp. Common-mode input voltage range is ±12 V (typ ±13 V) with ±15 V supplies.
4 VCC- power_in Negative supply rail. Recommended operating range -5 V to -15 V; absolute maximum -22 V. All voltages are referenced to the midpoint between VCC+ and VCC-.
5 COMP output External frequency-compensation node. Connect a compensation capacitor (typ 22 pF) between COMP and COMP/BAL for stable operation at closed-loop gains below three; may be left open for gains ≥3.
6 OUT output Op-amp output. Delivers ±13 V peak-to-peak swing into a 600 Ω load at ±15 V supplies (typ 26 V PP; 32 V PP at ±18 V). Short-circuit protected with ~38 mA typical output-short-circuit current.
7 VCC+ power_in Positive supply rail. Recommended operating range +5 V to +15 V; absolute maximum +22 V. Total supply current is typically 4 mA (max 8 mA).
8 COMP/BAL input Combined external offset-voltage adjustment and external frequency-compensation node. Compensation capacitor is tied between this pin and COMP (pin 5); offset-nulling potentiometer is connected between this pin and BALANCE (pin 1) with wiper to VCC-.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-8
Category Op-amp/Cmp
Pins 8

Ordering variants

Same part, different packaging or reel option.

  • NE5534DRD
  • NE5534DR
  • NE5534DRP
  • NE5534DRPS

CAD (KiCad official)

  • Symbol: NE5534DR
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (27 pp, sha256 8df0a04b9b16637a, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF