component
MT25QL256ABA1EW7-0SIT TR
Public Unreviewedby Ray
Micron Tech MT25QL256ABA1EW7 0SIT TR NOR FLASH, W-PDFN-8-EP(5x6). Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Symbol & Footprint
Schematic Symbol
Open full view ↗PCB Footprint
Open full view ↗Datasheet
Open in new tab ↗README
markdownMT25QL256ABA1EW7-0SIT TR
Micron Tech · NOR FLASH · W-PDFN-8-EP(5x6)
MT25QL256ABA1EW7-0SIT TR from Micron Tech, in a W-PDFN-8-EP(5x6). Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | S# | input | Chip select (active LOW). Driving S# LOW places the device in active mode; driving HIGH enters standby and tri-states outputs. A falling edge on S# is required prior to each command after power-up. |
| 2 | DQ1 | bidirectional | Serial I/O bit 1. In legacy x1 SPI mode DQ1 is the MISO (data output). In dual/quad protocols DQ1 is a bidirectional data line carrying address, data, and commands. |
| 3 | W#/DQ2 | bidirectional | Muxed write-protect / serial I/O bit 2. In standard/dual SPI protocol this pin is W# (active-LOW write protect for the status register nonvolatile bits). In quad protocols (QIO-SPI / extended-SPI with quad instructions) it becomes bidirectional DQ2. |
| 4 | VSS | power_in | Core and I/O ground reference (0 V). |
| 5 | DQ0 | bidirectional | Serial I/O bit 0. In legacy x1 SPI mode DQ0 is the MOSI (data input). In dual/quad protocols DQ0 is a bidirectional data line. |
| 6 | C | input | Serial clock. STR: command/address/data inputs latched on rising edge, data output on falling edge. DTR: inputs and outputs on both edges. |
| 7 | DQ3/HOLD# | bidirectional | Muxed serial I/O bit 3 / HOLD input. In quad protocols this pin is bidirectional DQ3. In single/dual SPI it functions as HOLD# (active LOW pauses serial communications without deselecting the device). Selected by the '1' pin-configuration ordering code of this MPN. |
| 8 | VCC | power_in | Core and I/O power supply. Operating range 2.7 V to 3.6 V (voltage option 'L'). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Micron Tech |
| Package | W-PDFN-8-EP(5x6) |
| Category | Memory |
| Pins | 8 |
Ordering variants
Same part, different packaging or reel option.
MT25QL256ABA1EW7-0SIT TRMT25QL256ABA1EW7-0SIT TRW9MT25QL256ABA1EW7-0SIT TRSFMT25QL256ABA1EW7-0SIT TR12MT25QL256ABA1EW7-0SIT TR14
CAD (KiCad official)
- Symbol:
MT25QL256ABA1EW7-0SIT TR - Footprint:
Package_DFN_QFN:W-PDFN-8-1EP_6x5mm_P1.27mm_EP3x3mm - 3D model: W-PDFN-8-EP(5x6) (KiCad packages3D, STEP)
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Micron Tech datasheet (97 pp, sha256
cc21ea99edd46dde, retrieved 2026-08-17, tier: lcsc) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).