Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗

Loads on click. Unloads when scrolled away or the tab is hidden.

Symbol & Footprint

Schematic Symbol

Open full view ↗

Loads on click. Unloads when scrolled away or the tab is hidden.

PCB Footprint

Open full view ↗

Loads on click. Unloads when scrolled away or the tab is hidden.

Datasheet

Open in new tab ↗

Loads on click. Unloads when scrolled away or the tab is hidden.

Download PDF

Contents

Pinout
Key specifications
Ordering variants
CAD (KiCad official)
Provenance

README

markdown

MP8009AGV-Z

Monolithic Power Systems · Power Over Ethernet (PoE) Controllers · QFN-28(4x5)

MP8009AGV-Z from Monolithic Power Systems, in a QFN-28(4x5). Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin	Name	Type	Function
1	NC	unconnected	Not connected. Recommended to connect NC pins to GND.
2	AUX	input	Auxiliary power input detection. Pulling AUX 2.3V below VDD turns off the hot-swap MOSFET and disables classification (CLASS), forcing T2P and PG active. Voltage range with respect to VDD: -6.5V to +0.3V.
3	DET	passive	PoE detection. Connect a 24.9kΩ resistor between VDD and DET for Power over Ethernet detection signature.
4	VDD	power_in	Positive power supply terminal for the PoE input and the controller input power rail. Operating range 0V to 57V; absolute max 100V with respect to GND/VSS.
5	NC	unconnected	Not connected. Recommended to connect NC pins to GND.
6	NC	unconnected	Not connected. Recommended to connect NC pins to GND.
7	NC	unconnected	Not connected. Recommended to connect NC pins to GND.
8	MODE	input	Primary-side regulation, secondary-side regulation, and dead time selection. Float MODE for PSR; connect a resistor from MODE to GND for SSR. Also sets dead time between GATE and SYNC.
9	COMP	output	Loop compensation. Functions as the error amplifier (EA) output during PSR. Pulled up to 5V internally via a 10kΩ resistor during SSR.
10	FB	input	Output voltage feedback and over-voltage protection monitor. Connect a resistor divider from the sense winding to regulate VOUT during PSR; the internal EA is disabled during SSR. FB detects the OVP signal during both PSR and SSR. Voltage range -0.5V to +5.5V.
11	GND	power_in	Ground reference for the controller.
12	GND	power_in	Ground reference for the controller.
13	SYNC	output	Synchronous MOSFET gate driver output. 0.8A drive capability; absolute max -0.3V to +18V with respect to GND.
14	NC	unconnected	Not connected. Recommended to connect NC pins to GND.
15	GATE	output	Main MOSFET gate driver output. 2A drive capability; absolute max -0.3V to +18V with respect to GND.
16	NC	unconnected	Not connected. Recommended to connect NC pins to GND.
17	VCC	power_in	DC/DC internal circuit supply. Powered by an internal LDO regulator from VDD; connect a bypass capacitor CVCC between VCC and GND (≥1µF for flyback, 4.7µF for forward). May be powered externally to reduce LDO loss. Absolute max +18V.
18	SENSE	input	Primary current sense, PSR output voltage compensation, and frequency dithering setting. Configures VOUT compensation and frequency dithering via resistors (RREG, RSENSE) between SENSE and GND.
19	PG	output	PD supply power good indication (open-drain). Enables the DC/DC converter internally; pulled up via an internal current source when the PD output is good. Float PG for most applications. Absolute max +6.5V; sink current 0.5mA.
20	RTN	power_out	PD hot-swap MOSFET drain (internal pass MOSFET output to the DC/DC converter return). Tie RTN and GND together and connect the exposed thermal pad to RTN/GND for thermal dissipation. Absolute max -0.3V to +100V with respect to VSS.
21	RTN	power_out	PD hot-swap MOSFET drain (internal pass MOSFET output). Tie RTN and GND together and connect the exposed thermal pad to RTN/GND for thermal dissipation.
22	NC	unconnected	Not connected. Recommended to connect NC pins to GND.
23	VSS	power_in	PoE input power rail negative supply terminal (PoE return).
24	VSS	power_in	PoE input power rail negative supply terminal (PoE return).
25	FTY	passive	Factory use only. Connect FTY to VSS. Absolute max -0.3V to +6.5V with respect to VSS.
26	CLASS	passive	PoE classification. Connect a resistor between CLASS and VSS to configure the classification current (ICLASS). Absolute max -0.3V to +6.5V with respect to VSS.
27	NC	unconnected	Not connected. Recommended to connect NC pins to GND.
28	T2P	output	Type-2 power-sourcing equipment indication (open-drain). Pulled down to VSS to indicate the presence of a wall adapter or Type-2 PSE. Sink current 10mA max.
EP	EP	power_in	Exposed thermal pad. Connect to RTN and GND to improve thermal dissipation.

Key specifications

Parameter	Value
Manufacturer	Monolithic Power Systems
Package	QFN-28(4x5)
Category	Power Management (PMIC)
Pins	29

Ordering variants

Same part, different packaging or reel option.

MP8009AGV-ZZ

CAD (KiCad official)

Symbol: MP8009AGV-Z
Footprint: Package_DFN_QFN:QFN-28-1EP_4x5mm_P0.5mm_EP2.65x3.65mm
3D model: QFN-28(4x5) (KiCad packages3D, STEP)

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

Datasheet: Monolithic Power Systems datasheet (41 pp, sha256 96d79ad4b1a24775, retrieved 2026-08-17, tier: lcsc)
Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF