component
MP3418GJ-Z
Public Unreviewedby Ray
Monolithic Power Systems DC-DC Converters, TSOT-23-8. Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads when scrolled away or the tab is hidden.
PCB Footprint
Open full view ↗Loads on click. Unloads when scrolled away or the tab is hidden.
Datasheet
Open in new tab ↗Loads on click. Unloads when scrolled away or the tab is hidden.
README
markdownMP3418GJ-Z
Monolithic Power Systems · DC-DC Converters · TSOT-23-8
MP3418GJ-Z from Monolithic Power Systems, in a TSOT-23-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | IN | power_in | Input supply pin, 0.6V to 4V operating range (0.8V minimum startup). Requires a low-ESR bypass capacitor (>4.7µF ceramic in parallel with 100nF) placed close to the pin. Absolute maximum is -0.5V to +6V. |
| 2 | OUT | power_out | Regulated output node and source of the internal P-channel synchronous rectifier; adjustable 1.8V to 4V. Place the output capacitor (≥10µF, X5R/X7R) as close as possible between OUT and PGND. Absolute maximum -0.5V to +6.5V. The IC self-powers from OUT when VOUT > VIN + 200mV. |
| 3 | SW | passive | Output switching node between the internal NMOS low-side and PMOS high-side FETs. Connect the boost inductor (4.7µH-10µH, typ. 6.8µH) between VIN and SW. Absolute maximum -0.5V to +6.5V; NMOS RDS(on) ≈ 110mΩ, PMOS RDS(on) ≈ 120mΩ, current limit ≈ 400mA. |
| 4 | PGND | power_in | Power ground; reference ground for the regulated output voltage and return for the switching power stage. Tie to a solid ground plane along with AGND close to the IC. |
| 5 | NC | unconnected | No connection. Leave floating or tie to ground; no internal function is documented. |
| 6 | AGND | power_in | Analog ground / control ground reference. Route the feedback divider return to this pin, and tie AGND to PGND at a single point close to the IC. |
| 7 | FB | input | Feedback input to the internal error amplifier; regulates to VFB = 1.21V (nominal). Connect to the tap of an external resistor divider from VOUT to AGND: VOUT = 1.21V × (1 + R1/R2). Feedback bias current is typically 1nA; use R1 ≥ 300kΩ for low quiescent and good stability. |
| 8 | EN | input | Enable input. Drive above VEN_H = 0.7V to turn the regulator on; below VEN_L = 0.1V to shut it down (ISD ≈ 0.1µA). Do not exceed 6.5V absolute maximum. Input current ≈ 1.2µA when tied to VIN. Do not leave floating. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Monolithic Power Systems |
| Package | TSOT-23-8 |
| Category | Power Management (PMIC) |
| Pins | 8 |
Ordering variants
Same part, different packaging or reel option.
MP3418GJ-Z
CAD (KiCad official)
- Symbol:
MP3418GJ-Z - Footprint:
Package_TO_SOT_SMD:TSOT-23-8 - 3D model: TSOT-23-8 (KiCad packages3D, STEP)
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Monolithic Power Systems datasheet (None pp, sha256
9e4de9b7662e24c4, retrieved 2026-08-17, tier: lcsc) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).