component
MCP6024T-E
Public Unreviewedby Ray
Microchip Operational Amplifier, SOIC-14. Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Symbol & Footprint
Schematic Symbol
Open full view ↗PCB Footprint
Open full view ↗Datasheet
Open in new tab ↗README
markdownMCP6024T-E
Microchip · Operational Amplifier · SOIC-14
MCP6024T-E from Microchip, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VOUTA | output | Analog output of Op Amp A. Low-impedance voltage source, rail-to-rail output swinging within ~20 mV of VDD/VSS with a 10 kΩ load. Short-circuit current typically ±30 mA at VDD = 2.5 V, ±22 mA at 5.5 V. |
| 2 | VINA- | input | Inverting analog input of Op Amp A. High-impedance CMOS input with typical 1 pA bias current. Rail-to-rail input range: VSS − 0.3 V to VDD + 0.3 V. Absolute max analog input current ±2 mA. |
| 3 | VINA+ | input | Non-inverting analog input of Op Amp A. High-impedance CMOS input with typical 1 pA bias current. Rail-to-rail common-mode input range VSS − 0.3 V to VDD + 0.3 V. Phase-reversal protected. |
| 4 | VDD | power_in | Positive power supply, 2.5 V to 5.5 V referenced to VSS. Absolute max VDD − VSS = 7.0 V. Requires a 0.01-0.1 µF local bypass capacitor within 2 mm plus a 1 µF (or larger) bulk capacitor within 100 mm. |
| 5 | VINB+ | input | Non-inverting analog input of Op Amp B. High-impedance CMOS input, rail-to-rail common-mode range VSS − 0.3 V to VDD + 0.3 V. |
| 6 | VINB- | input | Inverting analog input of Op Amp B. High-impedance CMOS input with typical 1 pA bias current. |
| 7 | VOUTB | output | Analog output of Op Amp B. Rail-to-rail low-impedance voltage source, swings within ~20 mV of the supply rails with a 10 kΩ load. |
| 8 | VOUTC | output | Analog output of Op Amp C. Rail-to-rail low-impedance voltage source. |
| 9 | VINC- | input | Inverting analog input of Op Amp C. High-impedance CMOS input with typical 1 pA bias current. |
| 10 | VINC+ | input | Non-inverting analog input of Op Amp C. High-impedance CMOS input, rail-to-rail common-mode input range. |
| 11 | VSS | power_in | Negative power supply. Typically tied to ground in single-supply configurations. Absolute max VDD − VSS = 7.0 V. |
| 12 | VIND+ | input | Non-inverting analog input of Op Amp D. High-impedance CMOS input, rail-to-rail common-mode input range. |
| 13 | VIND- | input | Inverting analog input of Op Amp D. High-impedance CMOS input with typical 1 pA bias current. |
| 14 | VOUTD | output | Analog output of Op Amp D. Rail-to-rail low-impedance voltage source. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Microchip |
| Package | SOIC-14 |
| Category | Op-amp/Cmp |
| Pins | 14 |
Ordering variants
Same part, different packaging or reel option.
MCP6024T-EE/SLMCP6024T-EI/SLMCP6024T-EE/STMCP6024T-EI/STMCP6024T-EE/PMCP6024T-EI/P
CAD (KiCad official)
- Symbol:
MCP6024T-E - Footprint:
Package_SO:SOIC-14_3.9x8.7mm_P1.27mm - 3D model: SOIC-14 (KiCad packages3D, STEP)
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Microchip datasheet (54 pp, sha256
899b5ff27b9b1a7b, retrieved 2026-08-17, tier: lcsc) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).