component
MCP2562FDT-E
Public Unreviewedby Ray
Microchip CAN Controllers, SOIC-8. Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Symbol & Footprint
Schematic Symbol
Open full view ↗PCB Footprint
Open full view ↗Datasheet
Open in new tab ↗README
markdownMCP2562FDT-E
Microchip · CAN Controllers · SOIC-8
MCP2562FDT-E from Microchip, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | TXD | input | Transmit Data Input from the CAN controller. Drives the differential CANH/CANL output pins: low = Dominant, high = Recessive. Internally pulled up (nominal 33 kΩ) to VIO. |
| 2 | VSS | power_in | Ground supply pin (0 V reference). |
| 3 | VDD | power_in | Positive supply voltage (nominal 5 V). Supplies transmitter and receiver, including the wake-up receiver. Typical UVLO threshold ~4 V. |
| 4 | RXD | output | Receive Data Output to the CAN controller. CMOS-compatible push-pull output; high when the CAN bus is Recessive, low when Dominant. Powered from VIO on the MCP2562FD. |
| 5 | VIO | power_in | Digital I/O supply pin (1.8 V-5.5 V) that sets the logic level for TXD, RXD, and STBY, allowing direct interface to low-voltage CAN controllers/MCUs. Typical undervoltage threshold ~1.2 V. Present only on the MCP2562FD. |
| 6 | CANL | bidirectional | CAN bus low-level differential I/O. Driven low during Dominant state; disconnected (high-Z) when the device is unpowered. Protected against ±14 kV ESD (IEC 61000-4-2) and bus short-circuit faults. |
| 7 | CANH | bidirectional | CAN bus high-level differential I/O. Driven high during Dominant state; disconnected (high-Z) when the device is unpowered. Protected against ±14 kV ESD (IEC 61000-4-2) and bus short-circuit faults. |
| 8 | STBY | input | Standby mode select input. Low = Normal mode (transmitter and high-speed receiver active); high = Standby mode (transmitter off, low-power wake-up receiver active). Internal MOS pull-up to VIO (typ. 660 kΩ at 5 V, 1.1 MΩ at 3.3 V, 4.4 MΩ at 1.8 V). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Microchip |
| Package | SOIC-8 |
| Category | Interface |
| Pins | 8 |
Ordering variants
Same part, different packaging or reel option.
MCP2562FDT-E/SNMCP2562FDT-EE/PMCP2562FDT-EE/MF
CAD (KiCad official)
- Symbol:
MCP2562FDT-E - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOIC-8 (KiCad packages3D, STEP)
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Microchip datasheet (32 pp, sha256
a3cdc31f6edc4722, retrieved 2026-08-17, tier: manufacturer) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).