component

MCP23017T-E

Public Unreviewed

by Ray

Microchip Tech I/O Expanders, SSOP-28. Datasheet-verified pinout, KiCad symbol/footprint/3D.

componentinterfacemcp23017t-e
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

PCB Footprint

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

Datasheet

Open in new tab ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
Download PDF
Contents

README

markdown

MCP23017T-E

Microchip Tech · I/O Expanders · SSOP-28

MCP23017T-E from Microchip Tech, in a SSOP-28. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 GPB0 bidirectional Port B bit 0. Bidirectional I/O with optional interrupt-on-change and internal weak pull-up (typ. 75 uA @ VDD=5V). Default is input after POR/RESET.
2 GPB1 bidirectional Port B bit 1. Bidirectional I/O with optional interrupt-on-change and internal weak pull-up.
3 GPB2 bidirectional Port B bit 2. Bidirectional I/O with optional interrupt-on-change and internal weak pull-up.
4 GPB3 bidirectional Port B bit 3. Bidirectional I/O with optional interrupt-on-change and internal weak pull-up.
5 GPB4 bidirectional Port B bit 4. Bidirectional I/O with optional interrupt-on-change and internal weak pull-up.
6 GPB5 bidirectional Port B bit 5. Bidirectional I/O with optional interrupt-on-change and internal weak pull-up.
7 GPB6 bidirectional Port B bit 6. Bidirectional I/O with optional interrupt-on-change and internal weak pull-up.
8 GPB7 bidirectional Port B bit 7. Bidirectional I/O with optional interrupt-on-change and internal weak pull-up. On MCP23017 this pin can also be forced to output-only via configuration.
9 VDD power_in Positive supply. Operating range 1.8V-5.5V (@ -40 to +85 C); 2.7V-5.5V (@ -40 to +85 C) and 4.5V-5.5V (@ -40 to +125 C) for higher speed grades. Max 125 mA into VDD.
10 VSS power_in Device ground reference. Also the tie point for the exposed pad on QFN.
11 NC unconnected No connect on MCP23017 (this pin functions as /CS Chip Select on the MCP23S17 SPI variant). Leave floating or tie to VSS.
12 SCL input I2C serial clock input. Schmitt-trigger input with VIL <= 0.2VDD and VIH >= 0.8VDD. Requires external pull-up. Supports 100 kHz / 400 kHz / 1.7 MHz modes. Datasheet Table 2-1 labels this pin 'SCK' since it is shared with the SPI variant.
13 SDA bidirectional I2C serial data. Open-drain bidirectional, Schmitt-trigger input. Requires external pull-up. VOL <= 0.8V @ IOL=3 mA at VDD=4.5V.
14 NC unconnected No connect on MCP23017 (this pin functions as SO Serial Data Out on the MCP23S17 SPI variant). Leave floating.
15 A0 input Hardware I2C slave-address bit 0. TTL-buffer input; must be externally biased to VDD or VSS (do not float). Combines with A1/A2 to select 1 of 8 device addresses on the shared bus.
16 A1 input Hardware I2C slave-address bit 1. TTL-buffer input; must be externally biased.
17 A2 input Hardware I2C slave-address bit 2. TTL-buffer input; must be externally biased.
18 RESET input Active-low hardware reset input. Schmitt-trigger; must be externally biased (typically tied to VDD through a pull-up if unused). Minimum low pulse width TRSTL = 1 us.
19 INTB output Interrupt output for Port B. Configurable via IOCON as active-high, active-low, or open-drain. Can be OR'd with INTA to a single line via IOCON.MIRROR. VOL <= 0.6V @ IOL=1.6 mA.
20 INTA output Interrupt output for Port A. Configurable via IOCON as active-high, active-low, or open-drain. Can be OR'd with INTB via IOCON.MIRROR.
21 GPA0 bidirectional Port A bit 0. Bidirectional I/O with optional interrupt-on-change and internal weak pull-up. Default is input after POR/RESET.
22 GPA1 bidirectional Port A bit 1. Bidirectional I/O with optional interrupt-on-change and internal weak pull-up.
23 GPA2 bidirectional Port A bit 2. Bidirectional I/O with optional interrupt-on-change and internal weak pull-up.
24 GPA3 bidirectional Port A bit 3. Bidirectional I/O with optional interrupt-on-change and internal weak pull-up.
25 GPA4 bidirectional Port A bit 4. Bidirectional I/O with optional interrupt-on-change and internal weak pull-up.
26 GPA5 bidirectional Port A bit 5. Bidirectional I/O with optional interrupt-on-change and internal weak pull-up.
27 GPA6 bidirectional Port A bit 6. Bidirectional I/O with optional interrupt-on-change and internal weak pull-up.
28 GPA7 bidirectional Port A bit 7. Bidirectional I/O with optional interrupt-on-change and internal weak pull-up. Can be forced to output-only on MCP23017.

Key specifications

Parameter Value
Manufacturer Microchip Tech
Package SSOP-28
Category Interface
Pins 28

Ordering variants

Same part, different packaging or reel option.

  • MCP23017T-ESO
  • MCP23017T-EE/SO
  • MCP23017T-ESP
  • MCP23017T-EE/SP
  • MCP23017T-ESS
  • MCP23017T-EE/SS
  • MCP23017T-EML
  • MCP23017T-EE/ML

CAD (KiCad official)

  • Symbol: MCP23017T-E
  • Footprint: Package_SO:SSOP-28_5.3x10.2mm_P0.65mm
  • 3D model: SSOP-28 (KiCad packages3D, STEP)

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Microchip Tech datasheet (40 pp, sha256 63cb5f2bec44434c, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF