component
MC14011BDTR2G
Public Unreviewedby Ray
onsemi Gates, TSSOP-14. Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads when scrolled away or the tab is hidden.
PCB Footprint
Open full view ↗Loads on click. Unloads when scrolled away or the tab is hidden.
Datasheet
Open in new tab ↗Loads on click. Unloads when scrolled away or the tab is hidden.
README
markdownMC14011BDTR2G
onsemi · Gates · TSSOP-14
MC14011BDTR2G from onsemi, in a TSSOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | IN_1A | input | Gate A input 1. CMOS logic input; VIL max 1.5/3.0/4.0 V and VIH min 3.5/7.0/11 V at VDD = 5/10/15 Vdc. Input current typ 10 pA. |
| 2 | IN_2A | input | Gate A input 2. CMOS logic input paired with pin 1 to feed NAND gate A whose output is pin 3. |
| 3 | OUT_A | output | Gate A NAND output = NOT(IN_1A AND IN_2A). Buffered CMOS output; source/sink capability roughly 0.51/0.88 mA typ at VDD = 5 V. |
| 4 | OUT_B | output | Gate B NAND output = NOT(IN_1B AND IN_2B). Buffered CMOS output. |
| 5 | IN_1B | input | Gate B input 1. CMOS logic input. |
| 6 | IN_2B | input | Gate B input 2. CMOS logic input paired with pin 5 to feed NAND gate B. |
| 7 | VSS | power_in | Negative supply / ground reference for all four gates. All voltages referenced to VSS. |
| 8 | IN_1C | input | Gate C input 1. CMOS logic input. |
| 9 | IN_2C | input | Gate C input 2. CMOS logic input paired with pin 8 to feed NAND gate C. |
| 10 | OUT_C | output | Gate C NAND output = NOT(IN_1C AND IN_2C). Buffered CMOS output. |
| 11 | OUT_D | output | Gate D NAND output = NOT(IN_1D AND IN_2D). Buffered CMOS output. |
| 12 | IN_1D | input | Gate D input 1. CMOS logic input. |
| 13 | IN_2D | input | Gate D input 2. CMOS logic input paired with pin 12 to feed NAND gate D. |
| 14 | VDD | power_in | Positive supply for all four gates. DC supply voltage range 3.0 to 18 Vdc (absolute max -0.5 to +18 V). Quiescent current typ 0.5 nA (5 V) to 1.5 nA (15 V) per package. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | onsemi |
| Package | TSSOP-14 |
| Category | Logic |
| Pins | 14 |
Ordering variants
Same part, different packaging or reel option.
MC14011BDTR2GMC14011BDTR2GDTGMC14011BDTR2GDR2GMC14011BDTR2GDG
CAD (KiCad official)
- Symbol:
MC14011BDTR2G - Footprint:
Package_SO:TSSOP-14_4.4x5mm_P0.65mm - 3D model: TSSOP-14 (KiCad packages3D, STEP)
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: onsemi datasheet (11 pp, sha256
9ca14896296eb906, retrieved 2026-08-17, tier: lcsc) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).