component

MAX4053CSE+T

Public Unreviewed

by Ray

Analog Devices Inc Maxim Integrated Analog Switches, Multiplexers, SOIC-16. Datasheet-verified pinout, KiCad symbol/footprint/3D.

componentinterfacemax4053cse+t
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

PCB Footprint

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

Datasheet

Open in new tab ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
Download PDF
Contents

README

markdown

MAX4053CSE+T

Analog Devices Inc Maxim Integrated · Analog Switches, Multiplexers · SOIC-16

MAX4053CSE+T from Analog Devices Inc Maxim Integrated, in a SOIC-16. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 NOB passive Analog Switch 'B' Normally Open input/output. Connects to COMB when the corresponding truth-table condition (INH=0, ADDB=1) is satisfied. Passes rail-to-rail analog signals bidirectionally with ~60Ω typical on-resistance (±5V supplies).
2 NCB passive Analog Switch 'B' Normally Closed input/output. Connects to COMB when INH=0 and ADDB=0. Rail-to-rail analog signal handling, bidirectional.
3 NOA passive Analog Switch 'A' Normally Open input/output. Connects to COMA when INH=0 and ADDA=1. Rail-to-rail analog signal handling, bidirectional.
4 COMA passive Analog Switch 'A' Common pole. Bidirectional analog terminal that routes to either NOA or NCA under control of ADDA (and INH=0).
5 NCA passive Analog Switch 'A' Normally Closed input/output. Connects to COMA when INH=0 and ADDA=0. Rail-to-rail analog signal handling, bidirectional.
6 INH input Digital Inhibit input. Normally tied to GND for active operation; driving to logic high (VIH ≥ 2.4V) forces all three switches OFF regardless of address inputs. TTL/CMOS-compatible logic thresholds (0.8V / 2.4V) with sub-µA input current.
7 V- power_in Negative analog supply input. Connect to GND for single-supply operation (+2.7V to +16V on V+), or to a negative rail (down to -8V) for dual-supply operation (±2.7V to ±8V). Sets the lower limit of the allowable analog signal range.
8 GND power_in Digital ground reference for the logic inputs (INH, ADDA/B/C) and internal logic-level translators. Analog signal paths have no connection to GND; they are limited only by V+ and V-.
9 ADDA input Digital Address 'A' input. Selects between NCA (ADDA=0) and NOA (ADDA=1) for the 'A' SPDT switch when INH=0. TTL/CMOS-compatible (VIL ≤ 0.8V, VIH ≥ 2.4V), <1µA input current.
10 ADDB input Digital Address 'B' input. Selects between NCB (ADDB=0) and NOB (ADDB=1) for the 'B' SPDT switch when INH=0. TTL/CMOS-compatible logic levels.
11 ADDC input Digital Address 'C' input. Selects between NCC (ADDC=0) and NOC (ADDC=1) for the 'C' SPDT switch when INH=0. TTL/CMOS-compatible logic levels.
12 NCC passive Analog Switch 'C' Normally Closed input/output. Connects to COMC when INH=0 and ADDC=0. Rail-to-rail analog signal handling, bidirectional.
13 NOC passive Analog Switch 'C' Normally Open input/output. Connects to COMC when INH=0 and ADDC=1. Rail-to-rail analog signal handling, bidirectional.
14 COMC passive Analog Switch 'C' Common pole. Bidirectional analog terminal that routes to either NOC or NCC under control of ADDC (and INH=0).
15 COMB passive Analog Switch 'B' Common pole. Bidirectional analog terminal that routes to either NOB or NCB under control of ADDB (and INH=0).
16 V+ power_in Positive analog and digital supply input. +2.7V to +16V for single-supply operation, or +2.7V to +8V for dual-supply operation. Sets the upper limit of the analog signal range and powers the internal logic/level translators. Substrate is internally connected to V+.

Key specifications

Parameter Value
Manufacturer Analog Devices Inc Maxim Integrated
Package SOIC-16
Category Interface
Pins 16

Ordering variants

Same part, different packaging or reel option.

  • MAX4053CSE+T
  • MAX4053CSE+TESE
  • MAX4053CSE+TASE
  • MAX4053CSE+TCPE
  • MAX4053CSE+TEPE
  • MAX4053CSE+TAPE
  • MAX4053CSE+TCEE
  • MAX4053CSE+TEEE
  • MAX4053CSE+TAEE
  • MAX4053CSE+TMJE
  • MAX4053CSE+TAMJE

CAD (KiCad official)

  • Symbol: MAX4053CSE+T
  • Footprint: Package_SO:SOIC-16_3.9x9.9mm_P1.27mm
  • 3D model: SOIC-16 (KiCad packages3D, STEP)

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Analog Devices Inc Maxim Integrated datasheet (None pp, sha256 ffd86085c34c23be, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF