Loads on click. Unloads when scrolled away or the tab is hidden.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

PCB Footprint

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
Loads on click. Unloads when scrolled away or the tab is hidden.
Download PDF
Contents

README

markdown

LSF0204QPWRQ1

Texas Instruments · Translators / Level Shifters · TSSOP-14

LSF0204QPWRQ1 from Texas Instruments, in a TSSOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VREF_A power_in Reference supply voltage for the A-side. Sets the lower of the two translation voltages (0.8 V to 4.5 V). Must be less than or equal to VREF_B.
2 A1 bidirectional Bidirectional input/output 1 on the A-side (lower-voltage domain). Pulled up to VREF_A externally; signal translates to B1.
3 A2 bidirectional Bidirectional input/output 2 on the A-side (lower-voltage domain). Pulled up to VREF_A externally; signal translates to B2.
4 A3 bidirectional Bidirectional input/output 3 on the A-side (lower-voltage domain). Pulled up to VREF_A externally; signal translates to B3.
5 A4 bidirectional Bidirectional input/output 4 on the A-side (lower-voltage domain). Pulled up to VREF_A externally; signal translates to B4.
6 NC unconnected No connection. Not internally connected. May be left floating or tied to ground.
7 GND power_in Ground reference for the device (0 V).
8 EN input Translation enable input, active-high. Drive high (>=0.7×VREF_A or >=0.8×VREF_A depending on Vref_A range) to enable translation. Drive low to place I/Os in a high-impedance state. EN is powered from VREF_A and must be low during power-up/down to guarantee high-Z.
9 NC unconnected No connection. Not internally connected. May be left floating or tied to ground.
10 B4 bidirectional Bidirectional input/output 4 on the B-side (higher-voltage domain). Pulled up to VREF_B externally; signal translates to A4.
11 B3 bidirectional Bidirectional input/output 3 on the B-side (higher-voltage domain). Pulled up to VREF_B externally; signal translates to A3.
12 B2 bidirectional Bidirectional input/output 2 on the B-side (higher-voltage domain). Pulled up to VREF_B externally; signal translates to A2.
13 B1 bidirectional Bidirectional input/output 1 on the B-side (higher-voltage domain). Pulled up to VREF_B externally; signal translates to A1.
14 VREF_B power_in Reference supply voltage for the B-side. Sets the higher of the two translation voltages (1.8 V to 5.5 V). Must be greater than or equal to VREF_A.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-14
Category Logic
Pins 14

Ordering variants

Same part, different packaging or reel option.

  • LSF0204QPWRQ1

CAD (KiCad official)

  • Symbol: LSF0204QPWRQ1
  • Footprint: Package_SO:TSSOP-14_4.4x5mm_P0.65mm
  • 3D model: TSSOP-14 (KiCad packages3D, STEP)

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (26 pp, sha256 977a090bbf95a66f, retrieved 2026-08-17, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF