component
LP6239SOF
Public Unreviewedby Ray
LOWPOWER DC-DC Converters, SOP-8. Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads when scrolled away or the tab is hidden.
PCB Footprint
Open full view ↗Loads on click. Unloads when scrolled away or the tab is hidden.
Datasheet
Open in new tab ↗Loads on click. Unloads when scrolled away or the tab is hidden.
Contents
README
markdownLP6239SOF
LOWPOWER · DC-DC Converters · SOP-8
LP6239SOF from LOWPOWER, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VIN | power_in | Input supply pin, 2.5V to 6V. Decouple with a 10 uF ceramic capacitor placed close to the pin. |
| 2 | GATE | output | External N-channel MOSFET gate drive output from the internal gate driver. Drives the switch of the boost converter power stage. |
| 3 | GND | power_in | Device ground reference for the controller and gate driver return current. |
| 4 | CS | input | Current sense input pin. Connects to the external sense resistor (typ. 10 mOhm) to set the current limit and slope compensation; OCP threshold is 170 mV. |
| 5 | FB | input | Regulator feedback input. Connect to an external resistor divider from VOUT to program the output voltage; internal reference is 1.215 V (typ). |
| 6 | COMP | output | Error amplifier compensation node. Connect an external RC network (typ. 10 kOhm + 2 nF) to GND to set the loop bandwidth and stability of the current-mode PWM control loop. |
| 7 | NC | unconnected | No internal connection. Leave floating or tie to GND per board layout preference. |
| 8 | EN | input | Chip enable control input. Logic high (>=1.5 V) enables the converter; logic low (<=0.7 V) shuts it down. Internal 150 kOhm pull-down to GND. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | LOWPOWER |
| Package | SOP-8 |
| Category | PMIC |
| Pins | 8 |
Ordering variants
Same part, different packaging or reel option.
LP6239SOF
CAD (KiCad official)
- Symbol:
LP6239SOF - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOP-8 (KiCad packages3D, STEP)
3D model downloads
Two STEP files. Same geometry, different body top:
| File | Size | Use it when |
|---|---|---|
lp6239sof.step |
122 KB | You want the bare part, or you mark your own boards. |
lp6239sof-etched.step |
2.2 MB | You want the part with LP6239SOF already on it. |
The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 514 faces against 147 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: LOWPOWER datasheet (6 pp, sha256
fb93d2e0b4e262aa, retrieved 2026-08-17, tier: lcsc) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).