Loads on click. Unloads when scrolled away or the tab is hidden.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

PCB Footprint

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
Loads on click. Unloads when scrolled away or the tab is hidden.
Download PDF
Contents

README

markdown

LP6220ASPF

LOWPOWER · Power Management - Specialized · ESOP-8

LP6220ASPF from LOWPOWER, in a ESOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VIN power_in Power source input, 9V to 14V nominal (27V absolute max). Connect a ceramic bypass capacitor between VIN and GND close to the pin.
2 OUT power_out LDO regulator output voltage to the LNB. Delivers 14V (HLS=L) or 19V (HLS=H) at up to 500mA with the 22kHz DiSEqC tone superimposed. Output current limit ~650mA.
3 BOOST power_in Boost converter output voltage sense and internal LDO input terminal. Connect the boost output capacitor here; absolute max 22.5V to GND.
4 CP passive Charge pump node for the internal LDO. Connect the charge-pump flying capacitor (typ. 100nF) between CP and the boost network.
5 LX power_out Boost regulator switching node (internal NMOS drain, 1MHz, RDS(on) 150mΩ, ILIM 2.2A). Connect the boost inductor and Schottky diode here; absolute max 36V (10ns).
6 EN input Enable input. VIH=1.4V, VIL=0.4V; internal pull-high source current ~12uA. Drive high to enable the device, low to shut down (ISD ~1.6mA).
7 HLS input LNB output voltage select input. HLS=H sets VOUT=19V; HLS=L sets VOUT=14V. VIH=1.4V, VIL=0.4V; internal pull-low sink current ~4uA.
8 EXTM input External 22kHz modulation signal input for DiSEqC tone injection. Apply a 20-22kHz 50% duty square wave; produces a 700mVpp tone at VOUT with ~10us rise/fall. VIH=1.4V, VIL=0.4V; internal pull-low sink ~4uA.
EP GND power_in Exposed pad ground. Provides device ground return and thermal path; must be soldered to the PCB ground plane for heat dissipation and electrical reference.

Key specifications

Parameter Value
Manufacturer LOWPOWER
Package ESOP-8
Category Power Management (PMIC)
Pins 9

Ordering variants

Same part, different packaging or reel option.

  • LP6220ASPF

CAD (KiCad official)

  • Symbol: LP6220ASPF
  • Footprint: Package_SO:SOIC-8-1EP_3.9x4.9mm_P1.27mm_EP2.29x3mm
  • 3D model: ESOP-8 (KiCad packages3D, STEP)

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: LOWPOWER datasheet (8 pp, sha256 ff2cdb22bd27ff41, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF