Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

LP5912-3.3DRVR

Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · WSON-6-EP(2x2)

LP5912-3.3DRVR from Texas Instruments, in a WSON-6-EP(2x2). Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OUT power_out Regulated 3.3-V output voltage. Supplies up to 500 mA of load current. Requires a 1-µF ceramic output capacitor for stability.
2 NC unconnected No internal connection. Leave open, or connect to ground.
3 PG output Power-good indicator (open-drain). Requires an external pullup resistor. Asserts high once V_OUT is within regulation after a typical 140-µs delay. Rated up to 6.5 V.
4 EN input Enable input. Logic high turns the device ON; logic low turns it OFF. Contains an internal 3-MΩ pulldown. Absolute max 7 V.
5 GND power_in Device ground reference. All voltages are with respect to this pin.
6 IN power_in Unregulated input voltage. Operating range 1.6 V to 6.5 V (must be ≥ V_OUT + 0.5 V or 1.6 V, whichever is greater). Requires a 1-µF ceramic input capacitor.
PAD EP passive Exposed thermal pad. Connect to a copper area (with thermal vias to inner layers) to improve thermal performance. Connect to ground or leave floating; do not connect to any potential other than ground.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package WSON-6-EP(2x2)
Category PMIC
Pins 7

Ordering variants

Same part, different packaging or reel option.

  • LP5912-3.3DRVR
  • LP5912-3.3DRVRDRVT

CAD (KiCad official)

  • Symbol: LP5912-3.3DRVR
  • Footprint: Package_SON:WSON-6-1EP_2x2mm_P0.65mm_EP1x1.6mm
  • 3D model: WSON-6-EP(2x2) (KiCad packages3D, STEP)

3D model downloads

Two STEP files. Same geometry, different body top:

File Size Use it when
lp5912-3-3drvr.step 78 KB You want the bare part, or you mark your own boards.
lp5912-3-3drvr-etched.step 2.3 MB You want the part with LP5912-3.3DRVR already on it.

The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 565 faces against 50 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (36 pp, sha256 a34beb53ff37def2, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF