component
LP4030HBQVF
Public Unreviewedby Ray
LOWPOWER Battery Management, DFN-10-EP(3x3). Datasheet-verified pinout, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads when scrolled away or the tab is hidden.
PCB Footprint
Open full view ↗Loads on click. Unloads when scrolled away or the tab is hidden.
Datasheet
Open in new tab ↗Loads on click. Unloads when scrolled away or the tab is hidden.
README
markdownLP4030HBQVF
LOWPOWER · Battery Management · DFN-10-EP(3x3)
LP4030HBQVF from LOWPOWER, in a DFN-10-EP(3x3). Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | IN | power_in | Positive supply voltage input. Operating range 4.5V to 20V (28V absolute max). Place a 1µF ceramic capacitor from IN to PGND as close as possible to the IC. |
| 2 | TS | input | Battery temperature sense thermistor input. Senses the battery pack temperature via an external NTC/PTC divider referenced to VIN; charging is suspended when the battery temperature is out of range. Pulling TS up to IN shuts the device down. |
| 3 | STAT | output | Open-drain charge status output. Pulled low by an internal N-channel MOSFET while charging; high impedance when charge is complete. Maximum sink current 10mA; VOL ≤ 0.5V at ISTAT=5mA. |
| 4 | PMID | power_in | Power MOSFET input, common node between the internal reverse-blocking FET and the high-side switching FET. Connect a 10µF ceramic capacitor from PMID to ground as close as possible to the IC. |
| 5 | PGND | power_in | Power ground return for the switching converter (source of the internal low-side N-channel MOSFET). |
| 6 | AGND | power_in | Analog ground reference. Connect to PGND with a single-point connection at the device for proper layout. |
| 7 | BST | passive | High-side MOSFET driver bootstrap supply. Internally connected to the cathode of the boot-strap diode. Connect a 47nF bootstrap capacitor from BST to SW. BST-to-SW voltage rated -0.3V to 6V absolute max. |
| 8 | SW | output | Switching node. Internally connected to the source of the high-side N-channel HSFET and the drain of the low-side N-channel LSFET. Connect to the external power inductor (typically 2.2µH-4.7µH). Switching frequency 520kHz. |
| 9 | CSP | input | Charge current sensing positive input. Connect to the external current sense resistor Rcs (typically 25-50mΩ). Fast charge current IBAT = VCS/RCS with VCS typ. 51mV. |
| 10 | BAT | power_out | Battery voltage sensing and charge current sensing negative input. Connect to the positive terminal of the battery pack; 10µF ceramic capacitor recommended from BAT to PGND. Regulated float voltage 8.4V (LP4030HBQVF, 2-cell 4.2V/cell). Withstands up to 28V for input over-shoot protection. |
| 11 | PAD | power_in | Exposed thermal pad on the bottom of the DFN-10 package. Ground reference for the device and the primary thermal path; must be soldered to the PCB ground plane for heat dissipation. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | LOWPOWER |
| Package | DFN-10-EP(3x3) |
| Category | PMIC |
| Pins | 11 |
Ordering variants
Same part, different packaging or reel option.
LP4030HBQVFLP4030HAQVFLP4030HAQVF-435LP4030HAQVF-44LP4030HBQVF-87LP4030HCQVFLP4030HCQVF-435LP4030HDQVFLP4030HDQVF-435
CAD (KiCad official)
- Symbol:
LP4030HBQVF - Footprint:
Package_DFN_QFN:DFN-10-1EP_3x3mm_P0.5mm_EP1.55x2.48mm - 3D model: DFN-10-EP(3x3) (KiCad packages3D, STEP)
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: LOWPOWER datasheet (13 pp, sha256
230b73688e6d4d02, retrieved 2026-08-17, tier: lcsc) - Extractor:
ds2sf(Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate. - CAD: KiCad official libraries (CC-BY-SA 4.0).