component

lp2951cmx-3-3

Public Unreviewed

by Ray

Texas Instruments LP2951CMX 3 3 NOPB Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, SOIC-8. Datasheet-verified pinout, KiCad symbol/footprint/3D.

componentpmiclp2951cmx-3.3
Overview Files Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
Contents

README

markdown

LP2951CMX-3.3

Texas Instruments LP2951CMX 3 3 NOPB · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOIC-8

LP2951CMX-3.3 from Texas Instruments LP2951CMX 3 3 NOPB, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OUT power_out Regulated output voltage (3.3 V nominal, ±0.5% or ±1% initial tolerance). Sources up to 100 mA. Requires a minimum 2.2 µF output capacitor with ESR in the range 10 mΩ-6 Ω for stability.
2 SENSE input Output voltage sense input for the internal error amplifier. In fixed-output mode connect directly to the OUT pin (pin 1); in adjustable mode this pin ties to the top of the external feedback network to Kelvin-sense the load.
3 SHUTDOWN input Active-high logic-controlled shutdown input. Drive high (>2 V) to disable the regulator (output off, quiescent current drops); drive low (<0.7 V) or leave tied to GND for normal operation. Withstands the full input supply voltage range (up to 30 V).
4 GND power_in Device ground / negative supply reference. All voltages are referenced to this pin. On the WSON (NGT) package the die-attach pad (DAP) must be connected to GND at pin 4.
5 ERROR output Open-collector error-flag output. Pulls low when the regulated output falls ~5% below its nominal value (e.g. due to input dropout or overload); high-impedance otherwise. Requires an external pull-up resistor to a logic supply. Commonly used to generate a power-on-reset signal.
6 VTAP output Tap point of the internal output-programming resistor divider (nominally 1.235 V, the internal band-gap reference). In the fixed 3.3-V configuration this pin is tied to the FEEDBACK pin (pin 7) to select the on-chip 3.3-V setpoint. May also be used as a low-current reference output.
7 FEEDBACK input Inverting input of the internal error amplifier (regulation setpoint = 1.235 V typ). For the fixed 3.3-V output, tie FEEDBACK to VTAP (pin 6). For adjustable operation, drive with the tap of an external R1/R2 divider from OUT to GND; Vout = 1.235 × (1 + R1/R2). Rated -1.5 V to +30 V.
8 IN power_in Unregulated input supply. Operating range 2.3 V to 30 V; must exceed VOUT + Vdropout (≈380 mV at 100 mA, 40 mV at light load). Requires a minimum 1 µF input capacitor near the pin.

Key specifications

Parameter Value
Manufacturer Texas Instruments LP2951CMX 3 3 NOPB
Package SOIC-8
Category PMIC
Pins 8

Ordering variants

  • LP2951CMX-3.3
  • LP2951CMX-3.3CM-3.3
  • LP2951CMX-3.3CDGKR-3.3
  • LP2951CMX-3.3CDGK-3.3
  • LP2951CMX-3.3NGT
  • LP2951CMX-3.3N

CAD (KiCad official)

  • Symbol: LP2951CMX-3.3
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments LP2951CMX 3 3 NOPB datasheet (None pp, sha256 a598f6d0f6acb68d, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

PCB Footprint

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

Datasheet

Open in new tab ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
Download PDF