Loads on click. Unloads when scrolled away or the tab is hidden.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

PCB Footprint

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
Loads on click. Unloads when scrolled away or the tab is hidden.
Download PDF
Contents

README

markdown

LP2951ACM-3.3

Texas Instruments · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOIC-8

LP2951ACM-3.3 from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OUT power_out Regulated output voltage (3.3 V nominal, ±0.5% typ). Sourced through internal PMOS pass element; rated to 100 mA. Requires an output capacitor (≥ 2.2 µF for 3.3-V version) with ESR of 10 mΩ-6 Ω for stability.
2 SENSE input Output voltage sense (Kelvin-sense) input for the internal error amplifier. Normally tied to OUT (pin 1) at the load to compensate for IR drop in the output trace. Do not leave floating.
3 SHUTDOWN input Logic-level shutdown control. Regulator ON when driven low (≤ 0.6 V ensured over -40 °C to 125 °C); regulator OFF when driven high (≥ 2 V). Input threshold typ 1.3 V; may be tied to IN or driven from CMOS/TTL logic.
4 GND power_in Device ground reference and return for internal circuitry. On the WSON (NGT) variant the exposed DAP must also be connected to this pin/GND.
5 ERROR output Open-collector active-low error flag. Pulls low when the output falls ~5% below nominal (dropout / undervoltage warning); useful as a power-on-reset. Off-state leakage ≤ 1 µA at 30 V; VOL ≤ 250 mV at IOL = 400 µA. Requires an external pull-up resistor.
6 VTAP output Output of the internal resistor divider tap (nominally 1.235 V reference for the 3.3-V fixed configuration). Tie to FEEDBACK (pin 7) to select the factory-preset 3.3-V output; leave open (or tie to an external divider node) when programming a custom output voltage.
7 FEEDBACK input Error-amplifier feedback input; internally regulated to VREF ≈ 1.235 V. Tie to VTAP (pin 6) for the fixed 3.3-V output, or connect to an external R1/R2 divider from OUT to program 1.24 V ≤ VOUT ≤ 29 V. Input bias current ~20 nA (typ).
8 IN power_in Input supply voltage, 2.3 V to 30 V. Requires a bypass capacitor (≥ 1 µF) close to the pin. Dropout is typically 40 mV at 100 µA and 380 mV at 100 mA of load.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SOIC-8
Category Power Management (PMIC)
Pins 8

Ordering variants

Same part, different packaging or reel option.

  • LP2951ACM-3.3/NOPB
  • LP2951ACMX-3.3/NOPB
  • LP2951ACMM-3.3/NOPB
  • LP2951ACMMX-3.3/NOPB
  • LP2951ACSDX-3.3/NOPB
  • LP2951ACN/NOPB

CAD (KiCad official)

  • Symbol: LP2951ACM-3.3
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (None pp, sha256 b9e1f8851a20b9c9, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF