Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

LNK564DN-TL

POWER INTEGRATIONS · AC-DC Controllers and Regulators · SO-7

LNK564DN-TL from POWER INTEGRATIONS, in a SO-7. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 BP passive BYPASS pin. Connection for an external 0.1 uF bypass capacitor to the internally generated 5.8 V supply used to power the controller. Also serves as the internal supply rail; the device disables switching when BP drops below 4.85 V (undervoltage) and includes a 6.3 V shunt clamp for external biasing.
2 FB input FEEDBACK pin. Controls MOSFET switching on a cycle-by-cycle basis; MOSFET switching is disabled when current greater than 70 uA flows into this pin (low-impedance source follower at 1.69 V). Below 1.69 V the oscillator frequency is linearly reduced down to ~48% at the 0.8 V auto-restart threshold.
4 D power_in DRAIN pin. Power MOSFET drain connection (700 V BVdss); provides internal operating current for both start-up and steady-state operation of the controller. Meets HV creepage requirements to all other pins on the PCB and at the package.
5 S power_in SOURCE pin. Power MOSFET source connection and ground reference for the BYPASS and FEEDBACK pins. All four S pins (5, 6, 7, 8) are internally connected and should be tied together on the PCB.
6 S power_in SOURCE pin. Internally tied to pin 5 (MOSFET source / IC ground). Multiple source pins provide thermal spreading and low-inductance return.
7 S power_in SOURCE pin. Internally tied to pin 5 (MOSFET source / IC ground). Multiple source pins provide thermal spreading and low-inductance return.
8 S power_in SOURCE pin. Internally tied to pin 5 (MOSFET source / IC ground). Multiple source pins provide thermal spreading and low-inductance return.

Key specifications

Parameter Value
Manufacturer POWER INTEGRATIONS
Package SO-7
Category PMIC
Pins 7

Ordering variants

Same part, different packaging or reel option.

  • LNK564DN-TLD
  • LNK564DN-TL
  • LNK564DN-TLDG
  • LNK564DN-TLDG-TL
  • LNK564DN-TLP
  • LNK564DN-TLPN
  • LNK564DN-TLG
  • LNK564DN-TLGN

CAD (KiCad official)

  • Symbol: LNK564DN-TL
  • Footprint: Package_SO:TI_SO-PowerPAD-8
  • 3D model: SO-7 (KiCad packages3D, STEP)

3D model downloads

Two STEP files. Same geometry, different body top:

File Size Use it when
lnk564dn-tl.step 123 KB You want the bare part, or you mark your own boards.
lnk564dn-tl-etched.step 1.6 MB You want the part with LNK564DN-TL already on it.

The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 429 faces against 147 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: POWER INTEGRATIONS datasheet (16 pp, sha256 ff5a3ce177808422, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF