Symbol & Footprint

Schematic Symbol

Open full view ↗

PCB Footprint

Open full view ↗
Contents

README

markdown

LMR33630ADDAR

Texas Instruments · DC-DC Converters · ESOP-8

LMR33630ADDAR from Texas Instruments, in a ESOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 PGND power_in Power ground terminal. Connect to system ground and AGND. Connect to bypass capacitor with short, wide traces to minimize input-loop inductance.
2 VIN power_in Input supply to the regulator, 3.8 V to 36 V (38 V abs max). Connect a high-quality bypass capacitor directly between this pin and PGND with short, wide traces.
3 EN input Enable input to the regulator. High = ON, low = OFF; precision-threshold input. Can be tied directly to VIN. Must not exceed VIN by more than 0.3 V. Do not float.
4 PG output Open-drain power-good flag output (22 V abs max, 18 V recommended). Connect to a suitable voltage supply through a current-limiting resistor. High = power OK, low = power bad. Flag pulls low when EN = low. May be left open when not used.
5 FB input Feedback input to the regulator. Connect to the tap point of the external feedback voltage divider that sets VOUT (1 V to 24 V). Internal reference is approximately 1 V. Do not float, do not ground.
6 VCC power_out Internal 5-V LDO output used as supply for internal control circuits. Do not connect to external loads. Can be used as logic supply for the power-good pull-up. Connect a high-quality 1-µF ceramic capacitor from this pin to GND.
7 BOOT power_in Boot-strap supply voltage for the internal high-side gate driver. Connect a high-quality 100-nF ceramic capacitor between this pin and the SW pin (BOOT-to-SW abs max 5.5 V).
8 SW power_out Regulator switch node. Connect to the power inductor. Also returns the bootstrap capacitor current. High-dV/dt node - keep the trace short and away from sensitive nodes.
9 AGND power_in Analog ground / thermal pad on the bottom of the HSOIC package. Ground reference for internal references and logic; all electrical parameters are measured with respect to this pin. Serves as both AGND connection and the primary thermal path - must be soldered to a ground plane for proper electrical and thermal performance.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package ESOP-8
Category PMIC
Pins 9

Ordering variants

Same part, different packaging or reel option.

  • LMR33630ADDAR
  • LMR33630ADDARBDDA
  • LMR33630ADDARBDDAR
  • LMR33630ADDARCDDA
  • LMR33630ADDARCDDAR
  • LMR33630ADDARNX
  • LMR33630ADDARNXR
  • LMR33630ADDARBRNX
  • LMR33630ADDARBRNXR
  • LMR33630ADDARCRNX
  • LMR33630ADDARCRNXR

CAD (KiCad official)

  • Symbol: LMR33630ADDAR
  • Footprint: Package_SO:SOIC-8-1EP_3.9x4.9mm_P1.27mm_EP2.41x3.3mm
  • 3D model: ESOP-8 (KiCad packages3D, STEP)

3D model downloads

Two STEP files. Same geometry, different body top:

File Size Use it when
lmr33630addar.step 193 KB You want the bare part, or you mark your own boards.
lmr33630addar-etched.step 2.5 MB You want the part with LMR33630ADDAR already on it.

The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 615 faces against 63 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (53 pp, sha256 63404cdc9372a289, retrieved 2026-08-17, tier: manufacturer)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF