Loads on click. Unloads when scrolled away or the tab is hidden.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.

PCB Footprint

Open full view ↗
Loads on click. Unloads when scrolled away or the tab is hidden.
Loads on click. Unloads when scrolled away or the tab is hidden.
Download PDF
Contents

README

markdown

LMH6401IRMZR

Texas Instruments · Programmable / Variable Gain Amplifiers (PGA/VGA) · UQFN-16(3x3)

LMH6401IRMZR from Texas Instruments, in a UQFN-16(3x3). Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 SDI input Serial interface (SPI) input data pin. Receives register write data clocked in on SCLK when CS is asserted low.
2 INP input Positive differential analog signal input pin. Part of the 100-ohm differential input impedance signal path.
3 INM input Negative differential analog signal input pin. Part of the 100-ohm differential input impedance signal path.
4 SDO output Serial interface (SPI) output data pin. Provides read-back data from the register map.
5 VS- power_in Negative supply voltage. Tied to GND for single-supply 5.0-V operation, or to a negative rail for split-supply operation. Supply range: (VS+) - (VS-) = 4.0 V to 5.25 V.
6 PD input Power-down control pin. Logic 0 = amplifier enabled; logic 1 = amplifier disabled.
7 VOCM input Output common-mode voltage set pin. Drive this pin to set the amplifier's differential output common-mode level, typically to match the input common-mode of the downstream ADC.
8 VS+ power_in Positive supply voltage. Nominal 5.0 V (range 4.0 V to 5.25 V). Bypass to GND close to the pin.
9 GND power_in Ground reference for the device. Connect to the PCB ground plane.
10 OUTM output Negative differential output pin. Drives the negative side of the differential output through an internal 10-ohm series resistor.
11 OUTP output Positive differential output pin. Drives the positive side of the differential output through an internal 10-ohm series resistor.
12 GND power_in Ground reference for the device. Connect to the PCB ground plane.
13 VS+ power_in Positive supply voltage. Nominal 5.0 V (range 4.0 V to 5.25 V). Bypass to GND close to the pin.
14 SCLK input Serial interface (SPI) clock input. Clocks SDI in and SDO out while CS is asserted low.
15 CS input Active-low SPI chip select. Assert low to begin a SPI transaction; de-assert high to complete the transaction and latch data.
16 VS- power_in Negative supply voltage. Tied to GND for single-supply 5.0-V operation, or to a negative rail for split-supply operation.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package UQFN-16(3x3)
Category Amplifiers/Comparators
Pins 16

Ordering variants

Same part, different packaging or reel option.

  • LMH6401IRMZR
  • LMH6401IRMZT

CAD (KiCad official)

  • Symbol: LMH6401IRMZR
  • Footprint: Package_DFN_QFN:QFN-16-1EP_3x3mm_P0.5mm_EP1.7x1.7mm
  • 3D model: UQFN-16(3x3) (KiCad packages3D, STEP)

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (47 pp, sha256 b520d7352b5a5bda, retrieved 2026-08-17, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF